## TECHNICAL TRAINING MANUAL

$$
\begin{array}{r}
\text { COLOUR TELEVISION } \\
\text { NMSMM1 Chassis } \\
\text { M20E45 }
\end{array}
$$

## CONTENTS

SECTION I
OUTLINE
SECTION II
CHANNEL SELECTION CIRCUIT
SECTION III
RGB SIGNAL PROCESSING CIRCUIT
SECTION IV
CRT DRIVE CIRCUIT
SECTION V
MODE DISCRIMINATING CIRCUIT AND SYNC SIGNAL PROCESSING CIRCUIT
SECTION VI
SYNC SEPARATION CIRCUIT OF TV MODE
SECTION VII
HORIZONTAL AND VERTICAL OSCILLATION CIRCUIT
SECTION VIII
VERTICAL DEFLECTION CIRCUIT
SECTION IX
HORIZONTAL DEFLECTION CIRCUIT
SECTION X
PROTECTION CIRCUIT
SECTION XI
OSD STABILIZATION CIRCUIT
SECTION XII
PICTURE TUBE
SECTION XIII
POWER SUPPLY CIRCUIT
SECTION XIV
FAILURE DIAGNOSIS PROCEDURES

## SECTION I OUTLINE

## 1. OUTLINE OF N5MM1 CHASSIS (MM20E45)

This model is a 20" color TV with 181 channel tuner and built in VGA and Mac II capability. The hybrid design of this model allows it to serve several purposes. Television reception, a monitor running Multimedia, PC applications, or for playback of video games. The 20" FST picture tube features a stripe pitch 0.58 mm , providing a favourable comparisons to conventional designs which generally measure 0.75 to 0.9 mm .
2. PC BOARD CONFIGURATION

## (1) Power/V.C.D. <br> PB5226

PB5226-1 Power
PB5226-2 V.C.D.
(2) Deflection PB5227
(3) Signal/Video PB5228

PB5228-1 Signal
PB5228-2 Video
PB5228-3 D-SUB

## 3. CONSTRUCTION OF CHASSIS



## 4. LOCATION OF CONTROLS

## 4-1 TV Set



## 4-2 Remote Control

This Remote Control allows you to control the functions of your TV set from 16 feet ( 5 m ) away. The "*" marked function buttons do not have duplicate locations on your TV set. They can be controlled only by the Remote Control.


## 4-3 Monitor Panel

This TV set is equipped with RGB INPUT connector, RGB AUDIO INPUT jacks, S-VIDEO INPUT jack, VIDEO/AUDIO INPUT jacks and VARIABLE AUDIO OUTPUT jacks of connecting your desired personal computer and video/audio equipment.

TV Rear

(1) RGB INPUT Connector - provide for direct connection of a personal computer.
(2) RGB AUDIO INPUT Jacks - provide for direct connection of a personal computer with audio output terminals.
(3) S-VIDEO INPUT Jack - provide for direct S-video connection from an S VHS VCR or a video disc player.
(4) VIDEO/AUDIO INPUT Jacks - provide for direct connection of video devices (VCR, video disc player, camcorder, etc.) with video/audio outputs.
(5) VARIABLE AUDIO OUTPUT Jacks - feed volume-controlled stereo audio out from whatever displayed on the screen, allows connection of audio amplifier and lets you adjust sound level with TV's remote.


| SPECIFICATIONS |  | MM20E45 |
| :---: | :---: | :---: |
| GENERAL | 1 Picture Tube | D/T Invar |
|  | 2 Channel Capacity | 181ch |
|  | 3 C. Caption | $\bullet$ |
|  | MTS with dbx | - |
|  | 5 Bass, Treble, Balance | - |
|  | Sub Audio Program | $\bullet$ |
|  | 7 Remote hand unit | Regu. |
|  | 8 Nbr of RMT Button | 29key |
|  | 9 LED Indicators | $\bullet$ (P) |
|  | 10 Local Keys | 8key |
| SOUND | 11 Front Surround | - |
|  | 12 Sub Bass System | $\bullet$ |
|  | 13 Audio Output | $5 \mathrm{~W} \times 2$ |
|  | 14 Speaker Size \& Nbr | $80 \times 120 \times 2$ |
| PICTURE | 15 Comb Filter | - (GLS) |
|  | 16 Black Level Expand | - |
|  | 17 Horizontal Resolution | 500 |
| OTHER | 18 Parental-Ch Lock | - |
|  | 19 Channel Caption | - |
|  | 20 Off Timer ( 180 min ) | - |
|  | 21 Channel Search | - |
| TERM | 22 S-Video In-Term | -(1) |
|  | 23 Audio, Video In-Term | -(1) |
|  | 24 Variable Audio Out | -(RCA Jack) |
|  | 25 RGB Audio (L, R) | - |
|  | 26 Mini D-Sub 15pin | $\bullet$ |
|  | 27 Rod-Ant/Adapter | -/- |
| CABINET |  | NEW |


| ITEM | MM20E45 | NEW MODEL | CIRCUIT | NOTE |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { DEF } \\ & \text { PB5227 } \end{aligned}$ |  | Hole drawing: New | Def. <br> PB5227 <br> (249.0 x 330.0) | Printed wiring board part code P/P-M/P: 23534680B |
| $\begin{aligned} & \text { POWER/VCD } \\ & \text { PB5226 } \end{aligned}$ | $249 \times 330$ | Hole drawing: New | Power/Audio PB5226-1 ( $153.0 \times 317.0$ ) <br> Video/Chroma/Def PB5226-2 (96.0 x 160.0) | Printed wiring board part code P/P-M/P: 23534679B |
| $\begin{aligned} & \text { SIGNAL/ } \\ & \text { VIDEO } \\ & \text { PB5228 } \end{aligned}$ |  | Hole drawing: New | Signal PB5228-1 $(110.0 \times 330.0)$ Video (CRT/D) PB5228-2 $(119.0 \times 210.0)$ D-Sub PB5228-3 $(28.5 \times 41.5)$ | Printed wiring board part code <br> P/P: 23534681B <br> M/P: 23534681C |

## SECTION II CHANNEL SELECTION CIRCUIT

## 1. OUTLINE OF CHANNEL SELECTION SYSTEM

The channel selection circuit in the N5MM1 chassis employs a bus system which performs a central control by connecting a channel selection microcomputer to a control IC in each circuit block through control lines called a bus. In the bus system which controls each IC, the I ${ }^{2} \mathrm{C}$-bus system (two line bus system) promoted by Philips Co., Ltd. in the Netherlands has been employed.

The ICs controlled by the $\mathrm{I}^{2} \mathrm{C}$-bus control system are: ICG01 for audio system process, ICA02 for non-volatile memory, H001 for main U/V tuners, IC302 for deflection distortion corrections.

## 2. OPERATION OF THE CHANNEL SELECTION CIRCUIT

## 2-1 Channel Selection Control Microcomputer (ICA01 Toshiba TMP87CM34N-3101)

8 bit microcomputer, TLCS-870 series for TV receivers, TMP87CM34N (42 pins, built-inCCD) developed by Toshiba is employed. With this microcomputer each IC and circuit shown below are controlled.

## 2-1-1 Non-volatile Memory IC <br> (ICA02 NEC $\mu$ PD672CX)

(1) Memorizes data for video and audio signal adjustment values, sound volume, woofer adjustment value, external input status, etc.
(2) Memorizes adjustment data for white balance (RGB cut off, GB drive), sub-brightness, sub color, sub-tint, etc.
(3) Memorizes deflection distortion correction value data adjusted for each unit.

## 2-1-2 U/V Tuner Unit (H001 Toshiba EL911L)

(1) A desired station can be received by transferring a channel selection frequency data (division data) to the $\mathrm{I}^{2} \mathrm{C}$-bus type frequency synthesizer provided in the tuner and by setting a band switch data which selects the UHF or VHF band.

## 2-1-3 Deflection Distortion Correction IC (IC302 Toshiba TA8859AP)

(1) Sets adjustment memory values for vertical amplitude, linearity, horizontal amplitude, parabola, corner, pedestal distortion, etc.

## 2-1-4 Audio System Process IC (ICG01, SONY CXA1784S)



| Terminal No. | Terminal name | I/O control resistor |
| :---: | :---: | :---: |
| 1 | RELAY | Positive logic |
| 2 | P.B |  |
| 3 |  |  |
| 4 | MUTE | Positive logic |
| 5 | STB | T BUS PERIOD |
| 6 | CLK | T BUS CLOCK |
| 7 | DATA | T BUS DATA |
| 8 | I-CSTOP | Negative logic |
| 9 | AFT |  |
| 10 | EXTA | TV: H VIDEO/RGB: L |
| 11 | SPKOFF | Negative logic |
| 12 | LINE21 |  |
| 13 | KEY1 | Local key input 0~5V |
| 14 | KEY2 | Local key input 0~5V |
| 15 | MODE | RGB MODE input 0~5V |
| 16 |  |  |
| 17 | Y IN |  |
| 18 | B IN |  |
| 19 | G IN |  |
| 20 | R IN |  |
| 21 | VSS | GND |
| 22 | R |  |
| 23 | G |  |
| 24 | B |  |
| 25 | Y |  |
| 26 | HD | H sync pulse input |
| 27 | VD | V sync pulse input |
| 28 | OSC1 | Oscillation connection terminal for OSD circuit |
| 29 | OSC0 | 6.13 MHz TRF1147T |
| 30 | TEST | For microcomputer shipping test. Fixed low level |
| 31 | X IN | High frequency oscillation connection termin |
| 32 | X OUT | High frequency oscillation connection terminal |
| 33 | RESET | Negative logic |
| 34 | STOP | Negative logic |
| 35 | RMT | Remote controller signal det. Negative logic |
| 36 | SYNC | Sync pulse signal input |
| 37 | SCL | $\mathrm{I}^{2} \mathrm{C}$ BUS CLOCK |
| 38 | SDA | $\mathrm{I}^{2} \mathrm{C}$ BUS DATA |
| 39 | TC1 | GND |
| 40 | CSIN | Part for caption |
| 41 | VIN | Pat for caption |
| 42 | VDD | Microcomputer power supply |

## 3-2 DAC Terminal Name and Operation Logic

(1) DAC (QX01)

| Terminal No. | Terminal name | Function | I/O | Logic |
| :---: | :--- | :--- | :--- | :---: |
| 1 | VDD | INTERFACE POWER SUPPLY |  |  |
| 2 | DAT | T-BUS DATA INPUT TERMINAL | I |  |
| 3 | CLK | T-BUS CLOCK INPUT TERMINAL | I |  |
| 4 | PRD | T-BUS PERIOD INPUT TERMINAL | I |  |
| 5 | RESET |  |  |  |
| 6 |  | SUB-ADDRESS CHANGEOVER TERMINAL | O |  |
| 7 | RGB CONT | RGB CONTRAST | O | $0 \sim 5 \mathrm{~V}$ |
| 8 | VSS | GND |  |  |
| 9 | SBS | SUB BASS SYSTEM | O | ON: L OFF: H <br> 10 |
| 11 | RGB BRT | RGB BRIGHTNESS | O | $0 \sim 5 \mathrm{~V}$ |
| 12 | COLOR | TINT | O | $0 \sim 5 \mathrm{~V}$ |
| 13 | SHARP | SHARPNESS | O | $0 \sim 5 \mathrm{~V}$ |
| 14 | BRT | BRIGHTNESS | O | $0 \sim 5 \mathrm{~V}$ |
| 15 | CONT | CONTRAST | O | $0 \sim 5 \mathrm{~V}$ |
| 16 | VCC | POWER SUPPLY | O | $0 \sim 5 \mathrm{~V}$ |

(2) $\mathrm{DAC}(\mathrm{QX} 001)$

| Terminal No. | Terminal name | Function | I/O | Logic |
| :---: | :---: | :---: | :---: | :---: |
| 1 | VDD | INTERFACE POWER SUPPLY |  |  |
| 2 | DAT | T-BUS DATA INPUT TERMINAL | I |  |
| 3 | CLK | T-BUS CLOCK INPUT TERMINAL | I |  |
| 4 | PRD | T-BUS PERIOD INPUT TERMINAL | I |  |
| 5 | RESET |  |  |  |
| 6 |  | SUB-ADDRESS CHANGEOVER TERMINAL | O |  |
| 7 | TV/RGB | TV/RGB SWITCH TERMINAL | O | TV: L RGB: H (L at RGB NO SIG.) |
| 8 |  |  |  |  |
| 9 | MUTE | VIDEO MUTE | O | NEGATIVE LOGIC |
| 10 | H-POS | H-POSITION | O | 0~5V |
| 11 | H-SIZ | H-SIZE | O | 0~5V |
| 12 | V-POS | V-POSITION | O | 0~5V |
| 13 | TV/RGB | TV/RGB SWITCH TERMINAL | O | TV: H RGB: L |
| 14 | NO SIG | NON/YES SIGNAL OUTPUT | O | YES: H NON: L |
| 15 | SUB CONT | SUB CONTRAST (TV) | O | 0~5V |
| 16 | VCC | POWER SUPPLY |  |  |

Custom codes are 40 H .

| Key <br> No. | Data code | Function | Continuity |
| :---: | :---: | :---: | :---: |
| K1 | 00H | 0 |  |
| K2 | 01H | 1 |  |
| K3 | 02 H | 2 |  |
| K 4 | 03 H | 3 |  |
| K5 | 04H | 4 |  |
| K6 | 05 H | 5 |  |
| K7 | 06H | 6 |  |
| K 8 | 07 H | 7 |  |
| K9 | 08H | 8 |  |
| K10 | 09H | 9 |  |
| K11 | OAH | 100 |  |
| K12 | OBH |  |  |
| K13 | OCH | RESET |  |
| K14 | ODH | AUDIO |  |
| K15 | OEH | PIC |  |
| K16 | 0FH | RGB/TV/VIDEO |  |
| K17 | $\underline{10 \mathrm{H}}$ | MUTE |  |
| K18 | 11H |  |  |
| K19 | $\underline{12} \mathrm{H}$ | POWER |  |
| K20 | 13H | MTS |  |
| K21 | 14H | OPTION |  |
| K22 | $\underline{15} \mathrm{H}$ | TIMER |  |
| K23 | $\underline{16}$ | SET UP |  |
| K24 | 17 H | CH RTN |  |
| K25 | $\underline{18}$ |  |  |
| K26 | 19H | CONTROL UP | $\bigcirc$ |
| K27 | 1 AH | VOL UP | $\bigcirc$ |
| K28 | 1BH | CH UP | $\bigcirc$ |
| K29 | 1-H | RECALL |  |
| K30 | 1DH | CONTROL DN | $\bigcirc$ |
| K31 | 1EH | VOL DN | $\bigcirc$ |
| K 32 | 1FH | CH DN | $\bigcirc$ |
| K33 | 40 H |  |  |
| K34 | 41 H |  |  |
| K35 | $\underline{42} \mathrm{H}$ |  |  |
| K36 | 43 H |  |  |
| K 37 | 444 |  |  |
| K38 | 45H |  |  |
| K39 | 46 ${ }^{\text {H }}$ |  |  |
| K40 | 47 H |  |  |
| K41 | 48H |  |  |
| K42 | 49 H |  |  |
| K43 | 4AH |  |  |
| K44 | 4BH |  |  |
| K45 | 4 CH |  |  |
| K46 | 4DH |  |  |
| K47 | 4EH |  |  |
| K48 | 4FH |  |  |


| Key <br> No. | Data code | Function | $\begin{aligned} & \text { Conti- } \\ & \text { nuity } \end{aligned}$ |
| :---: | :---: | :---: | :---: |
| K49 | 50H |  |  |
| K50 | 51H |  |  |
| K51 | 52 H |  |  |
| K52 | 53H |  |  |
| K53 | 54H |  |  |
| K54 | 55H |  |  |
| K55 | 56H |  |  |
| K56 | 57H |  |  |
| K57 | 58H | EXIT |  |
| K58 | 59H |  |  |
| K59 | 5AH | SET UP |  |
| K60 | 5BH | OPTION |  |
| K61 | 5CH |  |  |
| K62 | 5DH |  |  |
| K63 | 5EH |  |  |
| K64 | 5FH |  |  |
| K88 | 97H |  |  |
| K109 | CCH |  |  |
| K110 | CDH |  |  |
| K111 | CEH |  |  |
| K112 | CFH |  |  |

## 3-4 Local Key Assignment

## 1. Detection method of Local Key

Detection method of Local Key in N4ES chassis is analogue way to detect what voltage appears at local key input terminals (pins 13, 14) of Micom when the key is pressed.
By this method, key detections of a maximum of 7 keys can be done, using local key input terminal (pin 13). As seen in the Local key circuit below, when one of key among S13-1 to S13-7 is pressed, the Vin which corresponds to the switch is applied to input terminal (pin 13). Judgement of key-input is done by measuring what voltage Vin is at the pin. Voltage measuring and key judgement are performed by A/D converter in Micom and by the software.

| KEY No. | Function |
| :--- | :--- |
| S13-1 | POWER |
| S13-2 | CH UP |
| S13-3 | CH DN |
| S13-4 | VOL UP |
| S13-5 | VOL DN |
| S13-6 | ADV |
| S13-7 | MENU |
| S14-1 | RGB/TV/VIDEO |

LOCAL KEY Assignment table


## 4. $I^{2} \mathrm{C}$ BUS INTERFACE OPERATION TIMING

As an example of $\mathrm{I}^{2} \mathrm{C}$ Bus interface operation timings, control for a memory IC will be shown below.

## 4-1 Write Mode (1 Byte)



Fig. 2-1

## 4-2 Read Mode



Fig. 2-1


Fig. 2-3

## 4-3 $\mathbf{I}^{2} \mathbf{C}$ Bus Data Format

(1) Memory IC

* Write mode

| S | Slave address <br> 8 bits | RW | AC | Word address <br> 8 bits | AC | Data 8 bits | AC |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

A0H (WRITE)

* Read mode

| S | Slave address <br> 8 bits | RW | AC | Word address <br> 8 bits | AC | Slave address <br> 8 bits | AC | Data 8 bits | AC |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

(2) DPC IC

| S | Slave address <br> 8 bits | RW | AC | Sub-address <br> 8 bits | AC | Data 8 bits | AC | ST |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

8CH
(3) U/V tuner unit

| S | Slave address <br> 8 bits | RW | AC | FM <br> 8 bits | AC | FL <br> 8 bits | AC | CO <br> 8 bits | AC | BA |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 8 bits | AC | ST |  |  |  |  |  |  |  |  |

## Main screen tuner: COH

FM: Variable divider control byte
FL: Variable divider control byte
CO: Charge pump sensitivity switching bit and test mode bit
BA: Band switching bit

## 5. SERVICE ADJUSTMENT MODE

## 1. Entering to Service Adjustment mode

(1) Press MUTE key on the remote control unit once.
(2) Press again the MUTE key, and keep pressing it.
(3) Keep pressing the MUTE key, press MUTE key on TV set.


Adjusting picture of NTSC mode


Adjusting picture of RGB mode

## 4. Adjusting method of data

Pressing ADJUST UP/DOWN key on remote control unit changes the data value ranging from 00 H to FFH .

## 5. Cancellation method of Service mode

(1) The operation of key that accompanies display of other than from 1 to 4 makes the mode cancel.
(2) During servicing in RGB mode, changing of the mode of RGB causes cancellation.

## 6. Other service function

(1) MUTE key : Shipping-out preset
(2) RECALL key: Initializing of memory
a) Video section sub-adjustment

| Address | Adjustment contents |
| :---: | :--- |
| 161 H | SUB BRIGHT |
| 107 H | SUB COLOR |
| 163 H | SUB TINT |
| 108 H | SUB CONTRAST |

c) Deflection section sub-adjustment

| Address | Adjustment contents |
| :---: | :--- |
| 120 H | PICTURE HEIGHT |
| 121 H | V-LINEARITY |
| 122 H | V-S CORRECTION |
| 123 H | V-SHIFT |
| 125 H | PICTURE WIDTH |
| 126 H | E-W PARABOLA |
| 127 H | E-W CORNER |
| 128 H | KEYSTONE |
| 12 AH | V-CORRECTION |
| 111 H | HORIZ POSITION |
| 112 H | VERT POSITION |

b) OSD horizontal starting position

| Address | Adjustment contents |
| :---: | :--- |
| 1 E 2 H | OSD-H.POSI |

d) Multi-sound adjustment

| Address | Adjustment contents |
| :---: | :--- |
| 114 H | ATT |
| 115 H | STEREO VCO |
| 116 H | SAPVCO (MSB) |
| 116 H | SAPLPF (LSB) |
| 117 H | FILTER |
| 118 H | SPECTRAL |
| 119 H | WIDEBAND |

## SECTION III RGB SIGNAL PROCESSING CIRCUIT

## 1. OUTLINE

The signal flow is explained as follows. RGB signal is input to D-SUB 15P and is processed to be output at CRT Drive circuit.

## 2. OPERATION AND FLOW OF RGB SIGNAL

Fig. 1 shows flow chart of RGB signal.

## 3. CIRCUIT OPERATION

(1) RGB signal input at D-SUB 15P is supplied to pins 2, 6, 10 of RGB signal processing ICM52327SP respectively.
(2) The signal which is input to RGB signal processing IC, is processed in four steps ; 1) Amplification, 2) Contrast control, 3) Brightness control, 4) Black level clamp. After that, the signal is output at pins 28,24, 20 and then is input to pins 1, 2, 3 of Signal switching IC AN5862K.
(3) In TV reception, R-Y, G-Y and B-Y outputs of IC501 TA8801AN are selected by IC216 AN5862K and ICR03 AN5862K, and are output at pins 5, 6, 8 of ICR03 AN5862K.
(4) TV/RGB switching pulse output from ICX001 TB1203AP, OSD switching pulse output from microcomputer and blanking pulse are input to OR gate circuit. And output from OR gate is input to pin 4 of ICR03 AN5862K.
These operations function as following 3 items.
(1) In TV mode, output from ICR03 AN5862K is turned over to TV.
(2) In RGB mode, OSD signal is made by OSD switching pulse from OR gate.
(3) In RGB mode, blanking is performed.


Fig. 1

## SECTION IV CRT DRIVE CIRCUIT

## 1. OUTLINE

CRT Drive circuit is designed with its output load resistance decreased, to obtain wide frequency band, and heat-sink of output transistor is enlarged in size. Cut-off control and Drive control of TV signal are adjusted with variable resistors on CRT drive circuit, otherwise RGB signals are adjusted by bias control and gain control of RGB AMP ICR03M52327SP.

## 2. CIRCUIT OPERATION

For example, Green axis circuit is explained as follows.
(1) G signal which is output at pin 6 of AN 5862 K , is supplied to the base of Q904, and is amplified in wide band by Q903 and Q904. Then it is input to cathode of CRT.
(2) The level of pin 7 of ICX001 TA1203AP becomes (L) in RGB and (H) in TV. Utilizing this level change, emitter bias level of Q904 is changed over RGB mode and TV mode.
(3) The MUTE signal is generated at pin 9 of ICX001 in POWER ON/OFF, CH selecting, MODE changing. This signal turns Q903 to cut-off to prevent disorder of picture from displayed on screen.
(4) Cut-off and Drive controls can be adjusted with R952 and R954.


Fig. 1

## SECTION V MODE DISCRIMINATION CIRCUIT AND SYNC SIGNAL PROCESSING CIRCUIT

Mode discriminating circuit performs to discriminate the kind of signals; the signal which is input to D-SUB connector, is VGA, or is Macintosh signal.

Sync signal processing circuit performs to process sync signals into shape which can be utilized in horizontal and vertical osc circuits, because the signals which are input to D-SUB connector from a personal computer have various figures.

## 1. OUTLINE OF MODE DISCRIMINATING CIRCUIT

This model, for the simplification, reduces discriminating functions than CRT monitor for computer. The functions are those: to identify VGA signal or not; horizontal scanning frequency is higher or lower than 28 kHz ; the signal is input or not.


Fig. 1

VGA has three modes by number of vertical line. These are made to be able identify by polarity of horizontal and vertical sync signal. The difference of VGA mode signal is described in Table-1.

| Kind | No. of Ver. line | fH | fV | Hor. Sync polarity | Ver. Sync polarity |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VGA480 | 480 | 31.5 kHz | 60 Hz | Negative | Negative |
| VGA400 | 400 | 31.5 kHz | 70 Hz | Negative | Positive |
| VGA350 | 350 | 31.5 kHz | 70 Hz | Positive | Negative |

Table-1

The above discriminated output is supplied to Ch. selection IC ICA01, and to be used as a sign to switch operations of related circuit.

## 2. OUTLINE OF SYNC SIGNAL PROCESSING CIRCUIT

As mentioned above, signal input at D-SUB connector from personal computer, sometimes shows various shape of sync signal. Representative signals are described in Table-2

| Kind | Resolution | fH | Fv | Hor. Sync polarity | Ver. Sync polarity |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| IBM PGC | $640 \times 480$ | 30.5 kHz | 60 Hz | Composite Sync |  |  |
| IBM VGA480 | $640 \times 480$ | 31.5 kHz | 60 Hz | Negative | Negative |  |
| IBM VGA400 | $640 \times 400$ | 31.5 kHz | 70 Hz | Negative | Positive |  |
| IBM VGA350 | $640 \times 350$ | 31.5 kHz | 70 Hz | Positive | Negative |  |
| SVGA | $800 \times 600$ | 35.2 kHz | 56 Hz | Positive | Positive |  |
| Macintosh 13Ó | $640 \times 480$ | 35.0 kHz | 67 Hz | Sync on Green or Composite Sync |  |  |
| VESA VGA | $640 \times 480$ | 37.9 kHz | 72 Hz | Negative |  | Negative |

Table-2

Roughly classified, they are of two shapes; one is, like Macintosh, SYNC ON GREEN which is imposed on video signal, and the other is the output in TTL level separated from video signal. The TTL level method is classified to Composite Sync which combines horizontal and vertical sync, and to Separate Sync which separates respectively.
And besides, in Separate Sync method, polarity is different by kind of signal.

Even though these various sync signal are input, always positive polarity of hor and ver sync signal is supplied to horizontal and vertical sync osc circuit. This is the role of this circuit.

## 3. MODE DISCRIMINATING CIRCUIT OPERATION

The circuit which discriminates three modes of VGA, is as follows.


Fig. 2

Mode discrimination of VGA is done by the circuit in Fig. 2. ICH01 M52346SP also performs process of sync signal, and the logic output is shown in Table-3. ICH02 is Decoder IC TC4028BP, and the truth table is shown in Table-4.

| Input at pin 6 <br> H. COMP. | Input at pin 8 V. | Output pin |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 1 | 2 | 18 | 19 |
| H. COMP. (POS.) | NON | H | L | L | L |
| H. COMP. (POS.) | V. (POS.) | H | H | L | L |
| H. COMP. (POS.) | V. (NEG.) | H | H | L | H |
| H. COMP. (NEG.) | NON | H | L | H | L |
| H. COMP. (NEG.) | V. (POS.) | H | H | H | L |
| H. COMP. (NEG.) | V. (NEG.) | H | H | H | H |
| NON | NON | L | L | L | L |
| NON | $V .(P O S$. | L | H | L | L |
| NON | V. (NEG.) | L | H | L | H |

Table-3. Logic output of M52346SP
Table-4. Truth table of TC4028BP

When Macintosh signal is input in form of negative composite sync, diode DH31 prevents confusion between Macintosh signal and VGA400.

The outputs of VGA three modes are tabled as in Table-5.

| Kind | ICH01 M52346SP |  |  |  | ICH02 TC4028BP |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | pin 6 | pin 8 | pin 18 | pin 19 | pin 11 <br> (D) | pin 12 <br> (C) | pin 13 <br> (B) | $\begin{gathered} \operatorname{pin} 10 \\ \text { (A) } \end{gathered}$ | output <br> (High) |
| VGA480 | Nega | Nega | H | H | L | H | H | H | pin 4 |
| VGA400 | Nega | Posi | H | L | L | H | L | H | pin 6 |
| VGA350 | Posi | Nega | L | H | L | H | H | L | pin 7 |

Table-5

As shown in table above, since the result of frequency discrimination is input to pin 12 (c) of decoder ICH02, in case that frequency of input signal is lower than 28 kHz , the mode is discriminated as not VGA mode even though polarity of sync signal is same combination as VGA.

Operation of frequency discriminating circuit is explained as follows, and configuration is shown in Fig. 3.


Fig. 3

ICH04, F/V (Frequency-Voltage) converter, produces the voltage proportional to hor. scan frequency of input signal. This voltage is amplified in ope. amp ICH05. The comparator which is consisted of ICH05, compares frequency to operate so that emitter voltage of OH 10 becomes HIGH level when the frequency is high.


Fig. 4

Operation of $\mathrm{F} / \mathrm{V}$ converter circuit using this IC are as follows.

When horizontal sync signal is input to pin 6 of IC through QH03, this performs as a trigger, charge of capacitor CH13 which is connected to pin 5 begins. Voltage at pin 5 is compared with reference voltage(Vcc x $2 / 3$ ) by the comparater inside IC, and the voltage finally reaches the reference voltage to reverse the comparater. This reverse operation discharges the capacitor rapidly. Next, when hor sync signal comes, this operation is again repeated.

The period that this capacitor is being charged is constant, in spite of input signal.

Hor. Sync pulse


0


Current of pin1


Fig. 5

In this period, current is supplied to capacitor CH 14 . This current is a constant current which is made in CURRENT MIRROR circuit, and is set with resistor RH18 connected to pin 2. The voltage $(1.9 \mathrm{~V})$ at pin 2 , which is divided by resistance of RH 18 , produces the current. The current flows through CH14. Therefore, average voltage at pin 1 is decided by the formula below.
$\mathrm{E}=\frac{1.9 \mathrm{~V}}{\mathrm{RH} 16+\mathrm{RH} 17} \cdot \mathrm{RH} 18 \cdot \frac{\mathrm{Tc}}{\mathrm{TH}}=\frac{1.9 \mathrm{~V}}{\mathrm{RH} 16+\mathrm{RH} 17} \cdot 82 \mathrm{~kW} \cdot \mathrm{TC}_{\mathrm{C}} \cdot \mathrm{f}_{\mathrm{H}}(\mathrm{V})$

As understanding from the above formula, at pin 1, the voltage which is proportional to frequency of hor sync signal, is obtained.

QK11 performs the function to prevent picture bending on screen by the increase of F/V convert voltage, because the period of equalized pulse is seemed as twice of frequency when composite sync including equalized pulse like NTSC within hor sync. is input. Countermeasure to this trouble is to eliminate trigger pulse only for ver sync period.

DH04, RH22 and RH23 perform to limit F/V convert voltage so that it does not rise extremely, even though the higher frequency than responsive range of this model, is input. The circuit using Ope Amp from pin 8 to pin 10 of ICH05 limits F/V convert voltage so that it does not decreases below specified value when input signal does not come.
The voltage at pin 1 which is limited by the upper and lower values, is amplified through amplifier of from pins 12 to 14 of ICH05. The amplifying character is set to the suitable one to control free-running frequency of hor osc circuit.

Output voltage of this amplifier is compared with the reference voltage by the comparater of pins 1 to 3 . When hor frequency is high, the voltage at pin 1 becomes HIGH level. The reference voltage of this comparater is selected so that the comparater turns reverse when frequency is approximately 28 kHz . The output of the comparater turns reverse to become mode discriminating output, and besides it is used to switching of circuit operation at some points in the hor deflection circuit.

Operation of no signal det. circuit is as follows.


Fig. 6

ICH01 is used in this circuit, which is explained in Mode discriminating circuit of VGA. This IC contains inside the function which discriminates existence of hor-ver sync signal at pins 6 and 8 . When the sync signal as shown in Table- 3 does not exist, logic outputs at pins 1 and 2 turn LOW to level. But, in Sync On Green method, discrimination whether sync signal is existed or not is impossible. Therefore discriminating circuit is added by connecting QH06 to pin 14 at which hor sync signal is input. The added circuit performs that emiter voltage turns to LOW level only when hor sync signal does not exist.
No signal situation is detected by way that these three output is set up in OR logic by diodes, collector voltage of QH07 is turned to HIGH level.

## 4. SYNC SIGNAL PROCESSING CIRCUIT

This circuit also employs ICH01, the same as Mode discriminating circuit.


Fig. 7

Sync signals are input as follows; TTL level hor sync or composite sync to pin 6, TTL level ver sync to pin 8, and Sync On Green sync to pin 4. Output signals are as follows; Positive ver sync at pin 13, Positive hor sync at pin 14 and Negative hor sync at pin 15.

When plural sync signals are at the same time input, the priority order is decided as in Table-6.

| Input signal (pin) |  |  | Output signal (pin) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| pin 4 | pin 6 | pin 8 | pin 14 <br> pin 15 | pin 13 | pin 17 |
| O | X | X | 4 | 11 | 4 |
| O | O | X | 6 | 11 | 6 |
| O | X | O | 4 | 6 | 4 |
| O | O | O | 6 | 8 | 6 |
| X | X | X | X | X | X |
| X | O | X | 6 | 11 | 6 |
| X | X | O | X | 8 | X |
| X | O | O | 6 | 8 | 6 |

Table-6. Priority order of output

## 5. INTERFACE OF MODE DISCRIMINATING CIRCUIT AND CH. SELECTION MICOM

The result of mode ident. explained in Section 3 is converted to d.c. and is supplied to pin 15 of Ch . Selection Micom ICA01.


Fig. 8

Micom ICA01 recognizes kind of input signal by the voltage at pin 15 , reads out data which are stored in memory and controls operation of deflection circuit like width, distortion and picture position, and send them to circuits.

The memories controlling this deflection circuit are equipped by 1 set for TV mode, and by 4 sets for RGB mode. In RGB mode, 3 sets are used for VGA and reminder 1 set is used for Macintosh and other signal than VGA. And when signal is not input in RGB mode, micom supplies switching signal so that deflection circuit only operates in TV mode.

When frequency of input signal is lower than 28 kHz , micom switches over automatically the size and display position of OSD character.

The relation of input signal state and voltage at pin 15 of ICA01 is shown in Table-7.

| Input signal | AD conversion value (H) | Center voltage (V) | Kind of memory |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\overline{\text { Sub }} \overline{\text { data }}$ | User data |
| Mac. and other than VGA | E0 ~ FF | 4.71 | A | A' |
|  | $\mathrm{C} 0 \sim \mathrm{DF}$ | 4.08 |  |  |
| VGA480 | $\mathrm{A} 0 \sim \mathrm{BF}$ | 3.45 | B | B' |
| VGA400 | $80 \sim 9 \mathrm{~F}$ | 2.82 | C | C' |
| VGA350 | $60 \sim 7 \mathrm{~F}$ | 2.20 | D | D' |
| LOW FREQ | 40~5F | 1.57 | A | A' |
| No signal | $20 \sim 3 \mathrm{~F}$ | 0.94 |  |  |
|  | $00 \sim 1 \mathrm{~F}$ | 0.31 |  |  |
| TV mode |  |  | E |  |

Table-7

## SECTION VI SYNC SEPARATION CIRCUIT OF TV MODE

Sync separation of TV mode is done by the circuit contained in V/C/D IC the same as ordinary TV.
This output signal and sync signal from RGB input, are switched in latter stage and are applied to hor and ver osc circuit. Operation of sync separation of V/C/D IC is as follow, though the switching circuit is explained later.

## 1. SYNC SEPARATION CIRCUIT

The sync separation circuit separates a sync signal from a video signal and feeds it to an H and V deflection circuits.

The separation circuit consists of an amplitude separation (H and V sync separation circuit) and a frequency separation circuit ( V sync separation circuit) which performs the separation by using a frequency difference between H and V .

In the N4ES chassis, all these sync separation circuits are contained in a V/C/D IC (TA8801AN).

Fig. 1 shows a block diagram of the sync separation circuit.


Fig. 1 Sync separation circuit block diagram

## 2. THEORY OF OPERATION

## 2-1 H, V Sync Separation Circuits

Fig. 2 shows a basic sync separation circuit and Fig. 3 shows a composite video signal.

When a composite video signal is applied Fig. 2:
(1) The transistor is forward-biased with a voltage charged into the coupling capacitor turns on, so, a sync signal shown in Fig. 4 is developed at point (A).


Fig. 2 Basic circuit
(2) The transistor is reverse-biased with a voltage charged into the coupling capacitor C for a period other than the sync signal period, and becomes non conductive status.
(3) The charging time constant TC and discharging time constant TD in the basic circuit are given by following equations.
$\mathrm{T} \mathrm{C}=\mathrm{Cx}(\mathrm{Rs}+\mathrm{Rd})$
(Note: $\mathrm{Rd}_{\mathrm{D}}=$ resistance between $\mathrm{B}-\mathrm{E}$ )
$\mathrm{TD}=\mathrm{Cx}(\mathrm{Rs}+\mathrm{RB})$
(4) If the discharging time constant is set to a considerably large value compared with the H scanning time, base of the transistor is set to a negative potential for a long period. That is, the sync separation transistor is reversebiased and becomes non conductive status for the video signal period, thus only the sync signal is extracted. The sync signal obtained in this stage is fed to the H AFC circuit and V integration circuit.


Fig. 3 Composite video signal


Fig. 4 Sync separation output

## 2-2 V Sync Separation Circuit

To separate a V sync signal from the composite sync signal consisting of V and H sync signals mixed, two stages of integration circuits are provided inside the IC.
The circuit consists of a differential circuit and a Miller integration circuit, and has following functions.
(1) Removes H sync signal component.
(2) Maintain stable $V$ sync performance for a tape recorded with a copy guard.
(3) Stabilized V sync performance under special field conditions (poor field, ghost, sync depressed, adjacent channel best).

The V sync signal separated in this stage is processed in a waveform shape circuit and then used as a reset pulse in the V division circuit as stated later.

Ordinary TV uses the osc circuit contained inside V/C/D IC, but this model can not use this due to Multi Scan TV covering 15 kHz to 40 kHz . Other IC ICH08 (LA7860) for oscillation is added. This IC is for CRT monitor, and the hor osc frequency, the hor phase and the duty ratio of hor output pulse can be controlled by d.c. voltage. Block diagram is shown below.


Fig. 1 Circuit for measuring electrical characteristics

## 1. SECTIONAL EXPLANATION OF IC

(1) Pin 1 is input terminal of hor sync signal.

Coupling capacitor of $0.01 \mu \mathrm{~F}$ is used to feed hor sync signal of approx. 2V. For input sync signal, both polarities of positive and negative can be allowed, and trigger is done on the front edge.
The pulse width of sync signal which can be input into this terminal, is $3 / 20 \mathrm{Th}$ (Th: one cycle of hor) or less for both polarities of positive and negative.


Fig. 2
(2) Pin 2 is ENABLE terminal of hor sync signal.

When this terminal is open, voltage of this terminal turns LOW condition by inside bias of IC.
At the time, hor osc circuit is locked on hor sync signal which is input from pin 1.
To turn hor osc circuit to running condition, the voltage of this terminal is raised to 3 V or more.
(3) Pin 3 is control terminal of H. SHIFT.

Range of control voltage is 0 to 2.5 V . When control voltage is 2.5 V , phase of FBP become most delayed condition to hor sync signal.
The hor phase shift controlled by this terminal is decided by time constant connected to pin 4, and is independent of hor osc frequency of pin 11.


Fig. 4
(4) Pin 4 is time constant circuit to decide hor phase shift controlled by voltage of pin 3 .


Fig. 3


Fig. 5
(5) Pin 5 is terminal of SHIFT GAIN CONTROL.

Range of control voltage is 0 to 2.5 V . When control voltage is 2.5 V , phase of FBP become most delayed condition to hor sync signal. The hor phase shift controlled by this terminal is decided by time constant connected to pin 6 . And since phase control by this terminal synchronizes to hor osc frequency, uses the same value of capacitor as that connected to pins 6 and 11.
On the assumption that FBP width which is input to pin 18 always constant, when voltage of this terminal is turned to 0 V , phase difference does not change with the change of hor osc frequency.
And when the voltage of this terminal is turned to 2.5 V , phase of FBP is controlled to the delayed tendency comparing to hor osc frequency input at pin 1: Longer the period of hor osc frequency is, more delayed the tendency is.

(6) Time constant of pin 6 decides the phase shift controlled by pin 5 .


Fig. 7

Fig. 6


Fig. 8 Timing chart of hor phase control

Ts is decided by the external time constant at pin 4, and is the first delay value controlled by d.c. voltage of pin 3. This phase value is not independent of hor period.
Tg is decided by capacitor at pin 6 and resistor at pin 9, and is the second delay value that is controlled by d.c. voltage of pin 5. This phase value is the function of hor period.
Tf is delay value of FBP which is decided by time constant of pin 20.
SAW, which is AFC comparing waveform produced at pin 22, begins discharge at from edge of descent.
In Fig. 8, Tdelay means phase value from the front edge of hor sync signal input at pin 1 , to the center of FBP input to pin 18. In figure, INT.SYNC is made by comparing triangle wave of the second delay with a certain voltage. The pulse width of INT. SYNC is always $1 / 10 \mathrm{Th}$, independent of control voltage at pins 3 and 5. Inside IC, the center of INT. SYNC and such a point that $1 / 10 \mathrm{Th}$ passes from the start time of discharge of SAW waveform, are controlled to be coincide together by the AFC circuit.

The control voltage of pin 8 and the hor free-running frequency fH are represented by the following expression.
$\mathrm{Fh}=(2 / 3) \cdot 1 /(11.5 \mathrm{CR}) \cdot(\mathrm{V} 8+1)$

Here; V8: Control voltage of pin 8
C : External capacitor of pin 11
R : External resistor of pin 9
(7) Pin 7 is connected with capacitor which smooths AFC comparing waveform.
In figure, Vsig is the same signal as the comparing waveform made at pin 22.


Fig. 9
(8) Pin 8 is control terminal of hor ose frequency of pin 11. The range of control voltage is 0 to 2.5 V . When this voltage is 0 V , hor osc frequency becomes the lowest frequency, and when 2.5 V , it becomes maximum.


Fig. 10
(9) Pin 9 gives output of voltage which is added by 1 V to the voltage input at pin 8.
The current decided by external resistor flows through hor osc circuit, second DELAY, and SAW generator to control them. Variable resistor RH25 adjusts hor osc frequency.


Fig. 11
(10) Pin 10 is filter terminal of AFC.

The time constant of this filter affects hor jitter. The pull-in range of AFC is $\pm 4.7 \%$, and does not depend on the constant of the filter so much.


Fig. 12
(11) Pin 11 is to be connected with hor osc capacitor. When shifting control range of frequency to upper or lower, the value of capacitor is changed as requested.


Fig. 13
(12) Pin 12 is GND terminal of horizontal block.
(13) Pin 13 is a low pass filter giving band limit to hor ose circuit.


Fig. 14
(14) Pin 14 is Vcc terminal of horizontal block.

Since pin 14 has approx. 9V regulator inside IC, current of approx. 60 mA is applied at this pin.
(15) Pin 15 is control terminal of H. OUT DUTY. Controlling the voltage at this terminal from 9 V to approx. 7.5 V makes possible to regulate the DUTY of H. OUT. The controlling range is approx. $28 \%$ to $66 \%$. DUTY of H. OUT, when d.c. voltage of pin 15 is fixed, is always kept constant even though hor osc frequency is changed by controlling voltage at pin8.


Fig. 15
(16) Pin 16 is hor output terminal.

The output voltage is approx. 5 V when the terminal is set in high impedance. And output current becomes approx. 2 mA when the terminal is connected to ground through 100 ohm. Internal transistor can accept current of approx. 10 mA .


Fig. 16
(17) Pin 17 is vacant terminal.
(18) Pin 18 is input terminal of FBP

Threshold voltage inside IC is approx. 1.5 V . When this voltage becomes 1.5 V or more, Mono-multi which is connected to pin20, begins operation.


Fig. 17

## (19) Pin 19 is H.LOCK output terminal.

This model does not use this terminal. This terminal gives output of discriminating result of approx. 5 V , when hor sync signal input from outside of IC and hor output at pin16 are in synchronization.


Fig. 18
(20) Pin 20

FBP which is input from pin18, is delayed by the time constant of this pin.


Fig. 19
(21) Pin 21 is a terminal for power source of the ver block. The rated voltage is 12 V .

## (22) Pin 22

Capacitor for producing AFC comparing wave is connected. The external capacitor is selected so that triangle waveform at pin 22 becomes approx. 2 to 3 V . If wave height is small, the loop-gain of AFC decreases.


Fig. 20
(23) Pin 23 is GND terminal of Ver block.
(24) Pin 24 is ver output terminal.

The output voltage is approx. 5 V when the terminal is set in high impedance. And output current becomes approx. 2mA when the terminal is connected to ground through 100 ohm. Internal transistor can accept current of approx. 10 mA .
HIGH period of output is $300 \mu \mathrm{~s}$, and it is independent of frequency of ver sync signal which is input at pin 30. By the control voltage of pin 26; V SHIFT terminal, the rising of this pin voltage can be delayed by approx. 0 to $470 \mu$ s against the front edge of ver sync signal.


Fig. 21
(25) Pin 25 is a terminal for ver blanking output.

The output voltage is approx. 5 V when the terminal is set in high impedance.
HIGH period of output is independent of frequency of ver sync signal which is input at pin 30 . This terminal rises at front edge of ver sync signal, and the rising is delayed by approx. $100 \mu$ s from the rising of pin24.


Fig. 22

## (26) Pin 26 is V SHIFT terminal.

The control voltage range is 0 to 2.5 V . When this terminal voltage is 0 V , ver output of pin 24 rises at the same time as ver sync signal. By controlling this terminal voltage up to 2.5 V , ver output of pin 24 can be delayed up to $470 \mu$ s from the front porch of ver sync signal.


Fig. 23
(27) Pin 27 is a terminal which is connected with capacitor which produces RAMP wave output at pins 25 and 26. Recommended value is $0.015 \mu \mathrm{~F}$, and if this value of capacitor is increased, respective absolute or maximum values of Tvshift, Tvd (pin 24 output), and Tvd-vblk (pin 25 output) can be enlarged, keeping the conditions below.


Fig. 24


$$
\text { Tshift : Tvd : Tvd-vblk = } 470: 300: 100
$$

Fig. 25
(28) Pin 28 is a terminal which produces reference current of ver osc circuit and RAMP wave making circuit.
The recommended value is 330 k ohm.


Fig. 26
(29) Pin 29 is a terminal to connect ver osc capacitor.

Using recommended $0.1 \mu \mathrm{~F} \pm 10 \%$ allows ver sync signal ranging from approx. 50 Hz to 160 Hz to be pulled-in with no adjustment. To shift the pull-in range upper or lower, the value of this capacitor is selected to suitable value. Supposing this capacitor is increased, the pull-in range shifts to lower in both upper and lower limits of frequencies.


Fig. 27

## 2. CIRCUMFERENCE CIRCUIT OF IC

## 2-1 Sync Signal Switching Circuit

The circuit switches the sync signal from V/C/D IC (IC501) in reception of TV or Video, and the sync signal from sync processing IC (ICH01) in RGB mode to supply to OSC IC.

As shown in Fig. 29, C²MOS digital IC ICH13 (TC4053BP) is employed in switching.

The circuit which is consisted of QK13, CK25 and RK50, operates to eliminate sync pulse only for period of ver sync, so that in RGB mode top edge of picture does not show AFC bending affected by ver sync, when composite sync is input.

The sync signals applied to OSC IC ICH08 are both positive. Hor sync pulse is supplied to $\mathrm{F} / \mathrm{V}$ convert circuit as well.


Fig. 29

## 2-2 Hor OSC frequency Control Circuit

To synchronizing hor deflection circuit to input signal, the circuit controls free-running frequency of hor osc circuit responding with input signal.

In RGB input, by utilizing output voltage of F/V convert circuit as mentioned above, such control voltage as freerunning frequency automatically follows to input signal frequency, is applied to pin 8 of ICH08.
But in TV mode, the circuit changes to add the fixed voltage, not F/V convert voltage.

The reason is to prevent that circuit operation becomes unstable, because F/V convert voltage varies largely due to noise in reception of no signal and vacant channel. This fixed voltage is adjusted with variable resistor RH35, to set freerunning frequency of TV mode.

ICH13 the same as above sync signal is used for switching. The signal to switch the IC is sent though QH17. (See Fig. 29) When the mode is selected with remote unit or key of TV set, channel selecting IC sends data which makes voltage at pin13 of DAC ICX001 5V or 0 V , using T-Bus line. This voltage at pin 13 of DAC is supplied to base of QH 17 through buffer amp. QX02. This voltage becomes 5V in RGB mode, and 0 V in TV mode.


Fig. 30

## 2-3 Hor Phase Shift Circuit

The circuit can adjust hor picture position, by utilizing phase shift function contained inside ICH08 (LA7860).
This control voltage is supplied from pin10 of DAC IC ICX001 which receives data from micom ICA01 through TBus line. Therefore, the voltage can be adjusted by remote unit.

Only in RGB mode, the circuit is designed so that user can adjust to requested condition with remote unit or key of TV set.

Adjusting data are stored in memory; Factory adjusting data are one for TV and four for RGB, User adjusting data are four for RGB.


Fig. 31


Fig. 32

## 2-4 Other Circumference Circuit

QH15 changes the duty ratio of hor output pulse (that is; hor drive pulse) of ICH08 so that the base current of hor output transistor becomes respectively optimum in both high frequency mode and low frequency mode (including TV mode). Since for the signal which drives QH15, the output of frequency discriminating circuit as mentioned above is used, duty ratio changes around 28 kHz . In passing, when frequency is low, ratio of period of high level in output pulse at pin 16 is extended.

Driving pulse of control IC IC302 (TA8859AP) in Ver deflection circuit is supplied by inverted pulse at pin 24 of ICH08.

The pulse at pin 25 is used as blanking pulse in Video circuit.

## SECTION VIII VERTICAL DEFLECTION CIRCUIT

The basic configulation is the same as TV of N4SS chassis. Size and linearity are adjusted by sending data to IC302 (TA8859AP) through $\mathrm{I}^{2} \mathrm{C}$-Bus line.

Unlike ordinary TV, the adjusting data are stored in memory; 4 sets for RGB mode besides for TV. In RGB mode only, user control can be adjusted, and in addition, 3 sets of user adjusting data are memorized.

Ver centering circuit which is adjustable by remote control, is added as well. And in RGB mode, user can control size and picture position.

## 1. OUTLINE

As can be seen from the block diagram, the sync circuit and the V trigger circuit are contained in ICH08 (LA7860), and the sawtooth generation circuit and amplifier (V drive circuit)
contained in IC302 (TA8859AP). The output circuit and pump-up circuit circuits are included in IC301 (TA8427K).


Fig. 1 Block diagram of $V$ deflection circuit

## 1-1 Theory of Operation

The purpose of the V output circuit is to provide a sawtooth wave signal with good linearity in V period to the deflection yoke.

When a switch $S$ is opened, an electric charge charged up to a reference voltage VP discharges in an constant current rate,
and a reference sawtooth voltage generates at point (a). This voltage is applied to (+) input (non-inverted input) of an differential amplifier, A. As the amplification factor of A is sufficiently high, a deflection current flows so that the voltage V2 at point (c) becomes equal to the voltage at point (a).


Fig. 2

## 2. V OUTPUT CIRCUIT

## 2-1 Actual Circuit



Fig. 3

## 2-2 Sawtooth Waveform Generation

(1) Circuit Operation

The sawtooth waveform generation circuit consists of as shown in Fig. 4. When a trigger pulse enters pin 13, it is differentiated in the waveform shape circuit and only the falling part is detected by the trigger detection circuit, so the waveform generation circuit is not susceptible to variations of input pulse width.

The pulse generation circuit also works to fix the V ramp voltage at a reference voltage when the trigger pulse enters, so it can prevent the sawtooth wave start voltage from variations by horizontal component, thus improving interlacing characteristics.


Fig. 4

## 2-3 V Output

(1) Circuit Operation

The V output circuit consists of a V driver circuit IC302, Pump-up circuit and output circuit IC301, and external circuit components.
(1) Q2 amplifies its input fed from pin 4 of IC301. Q3, Q4 output stage connected in a SEPP amplifies the current and supplies a sawtooth waveform current and supplied
a sawtooth waveform current to a deflection yoke. Q3 turns on for first half of the scanning period and allows a positive current to flow into the deflection yoke $(\mathrm{Q} 3 \rightarrow \mathrm{DY} \Rightarrow \mathrm{C} 306$ $\Rightarrow$ R305 $\Rightarrow$ GND), and Q4 turns on for last half of the scanning period and allows a negative current to flow into the deflection yoke $(\mathrm{R} 305 \Rightarrow \mathrm{C} 306 \Rightarrow \mathrm{Dy} \Rightarrow \mathrm{Q} 4)$. These operations are shown in Fig. 5.


Fig. 5 V output circuit
(2) In Fig. 6(a), the power Vcc is expressed as a fixed level, and the positive and negative current flowing into the deflection yoke is a current $(\mathrm{d})=$ current $(\mathrm{b})+(\mathrm{c})$ in Fig. 6, and the emitter voltage of Q3 and Q4 is expressed as (e).
(3) Q3 collector loss i1 x Vce1 and the value is equal to multiplication of Fig. 6 (b) and slanted section of Fig. 6 (e), and Q4 collector loss is equal to multiplication of Fig. 6 (c) and dotted section of Fig. 6 (e).


Fig. 6 Output stage operation waveform

To decrease the collector loss of Q3, the power supply voltage is decreased during scanning period as shown in Fig. 7, and VCE1 decreases and the collector loss of Q3 also decreases.


Fig. 7 Output stage power supply voltage
(5) In this way, the circuit which switches power supply circuit during scanning period and flyback period is called a pump-up circuit. The purpose of the pump-up circuit is to return the deflection yoke current rapidly for a short period (within the flyback period) by applying a high voltage for the flyback period. The basic operation is shown in Fig. 8.
(6) Since pin 7 of a transistor switch inside IC301 is connected to the ground for the scanning period, the power supply (pin 3) of the output stage shows a voltage of ( $\mathrm{VCC}_{\mathrm{Cc}}-\mathrm{V}_{\mathrm{F}}$ ), and C308 is charged up to a voltage of $\left(V_{C C}-V_{F}-V_{R}\right)$ for this period.
(7) Last half of flyback period Current flows into $\mathrm{L} 462 \Rightarrow \mathrm{D} 1 \Rightarrow \mathrm{C} 308 \Rightarrow \mathrm{D} 308$ VCC $(+27 \mathrm{~V}) \Rightarrow \mathrm{GND} \Rightarrow \mathrm{R} 305 \Rightarrow \mathrm{C} 306 \Rightarrow \mathrm{~L} 462$ in this order, and the voltage across these is:
$V_{P}=V_{c c}+V_{F}+\left(V_{c c}-V_{F}-V_{R}\right)+V_{F}$ about 58 V is applied to pin 3. In this case, D301 is cut off.
(8) First half of flyback period Current flows into VCC $\Rightarrow$ switch $\rightarrow$ D309 $\Rightarrow$ D308 $\mathrm{IC} 301(\mathrm{pin} 3) \Rightarrow \mathrm{Q} 3 \rightarrow \mathrm{~L} 462 \Rightarrow \mathrm{C} 306 \rightarrow \mathrm{R} 305$ in this order, and a voltage of
$V_{P}=V_{C C}-V_{C E}($ sat $)-V_{F}+\left(V_{C C}-V_{F}-V_{R}\right)-V_{C E}($ sat $)$, about 54 V is applied to pin 3 .
(9) In this way, a power supply voltage of about 29 V is applied to the output stage for the scanning period and about 54 V for flyback period.
(a) Scanning period


(b) Flyback period

Fig. 8

2-4 V Linearity Characteristic Correction
(1) S-character Correction
(Up-and Down-ward Extension Correction)
A parabola component developed across C306 is integrated by R306 and C305, and the voltage is applied to pin 6 of IC302 to perform S-character correction.
(2) Up- and Down-ward Linearity Balance

A voltage developed at pin 2 of IC301 is divided with resistors R307 and R303, and the voltage is applied to pin 6 of IC302 to improve the linearity balance characteristic.

Moreover, the S-character correction, up- and down-ward balance correction, and M-character correction are also performed through the bus control.

## 3. VER CENTERING CIRCUIT

This circuit is designed so that user can adjust picture to desired position on screen, in spite of various signals which exist as input signals in RGB mode.


Fig. 9

Supplying current to Q309 from deflection yoke L462 causes picture position to move up, in reverse supplying current to L462 from Q308 causes position to move down. This control can be done by remote control unit or key on TV set. Micom IC sends data to DAC IC ICX001 via T-Bus line, and the output is sent from pin 12 to pin 5 of Ope. amp ICK09 to adjust base voltages of Q308 and Q309.

To memorize picture position, control data; 1 for TV and 4 for RGB are stored in Memory IC ICA02.
Micom reads out the data which responds the selected mode, and sends it to DAC. As a result, picture position automatically fits to the preadjusted position.

## SECTION IX HORIZONTAL DEFLECTION CIRCUIT

This model employs special circuit configulation, since the hor deflection circuit should keep operation with any frequency ranging from 15 kHz to 40 kHz unlike ordinary TV set. That is; the circuit which fills the role of supplying current into deflection yoke, and the circuit which generates the high voltage, are separated.
From now on, the former is called as DEFLECTION CIRCUIT, and the latter is called as HIGH VOLTAGE CIRCUIT. Therefore, two hor output transistors exist, and also two sets of hor drive circuit exist.

But on both circuits, operation theory of the most basic part is the same as that of ordinary TV. The circuit description is as follows.

## 1. DEFLECTION CIRCUIT

## 1-1 Outline

Fig. 1 is block diagram.


Fig. 1

TH02 is a transformer corresponding to FBT of ordinary TV set, and from which AFC pulse and BLK pulse are taken out. The power source produced from pins 4 to 6 of the transformer, let the hor centering circuit which moves raster left and right operate.

In ordinary TV, size and side-pincushion distortion are adjusted by using diode modulator, but in this model, those are adjusted by using chopper.

Unlike TV, the resonating capacitor and the S-character capacitor are changed by operation frequency. The changing elements are QH 29 and QH 39 . Then, basic operation theory common with TV, will be explained in the next section.

## 1-2 Theory of Operation

## (1) Operation of Basic Circuit

(1) To perform the horizontal scanning, a sawtooth wave current must be flown into the horizontal deflection coil. Theoretically speaking, this operation can be made with the circuit shown in Fig. 2 (a) and (b).
(2) As the switching operation of the circuit can be replaced with switching operation of a transistor and a diode, the basic circuit of the horizontal output can be expressed by the circuit shown in Fig. 2 (a). That is, the transistor can be turned on or off by applying a pulse across the base emitter. A forward switching current flows for onperiod, and a reverse switching current flows through the diode for off-period. This switching is automatically carried out. The diode used for this purpose is called a damper diode.

(b) $H$ output equivalent circuit


Fig. 2

## Description of the basic circuit

## 1. $\mathrm{t}_{1} \sim \mathrm{t}_{2}$ :

A positive pulse is applied to base of the output transistor from the drive circuit, and a forward base current is flowing. The output transistor is turned on in sufficient saturation area. As a result, the collector voltage is almost equal to the ground voltage and the deflection current increases from zero to a value in proportionally. (The current reaches maximum at t 2 , and a right half of picture is scanned up to this period.)

## 2. $\mathbf{t} 2$ :

The base drive voltage rapidly changes to negative at $t 2$ and the base current becomes zero. The output transistor turns off, collector current reduces to zero, and the deflection current stops to increase.

## 3. $\mathbf{t} 2 \sim \mathrm{t} 3$ :

The drive voltage turns off at $t 2$, but the deflection current can not reduce to zero immediately bacause of inherent nature of the coil and continues to flow, gradually decreasing by charging the resonant capacitor C 0 . At the same time, the capacitor voltage or the collector voltage is gradually increases, and reaches maximum voltage when the deflection current reaches zero at t 3 . Under this condition, all electromagnetic energy in the deflection coil at $\mathrm{t}_{2}$ is transferred to the resonant capacitor in a form of electrostatic energy.

## 4. $\mathbf{t} 3 \sim \mathbf{t} 4$ :

Since the charged energy in the resonant capacitor discharges through the deflection coil, the deflection current increases in reverse direction, and voltage at the capacitor gradually reduces. That is, the electrostatic energy in the resonant capacitor is converted into a electromagnetic energy in this process.

## 5. t :

When the discharge is completed, the voltage reduces to zero, and the deflection current reaches maximum value in reverse direction. The $\mathrm{t} 2 \sim \mathrm{t} 4$ is the horizontal flyback period, and the electron beam is returned from right end to the left end on the screen by the deflection current stated above. The operation for this period is equivalent to a half cycle of the resonant phenomenon with L and C 0 , and the flyback period is determined by L and C 0 .
6. $\mathbf{t}_{4} \sim \mathrm{t} 6$ :

For this period, $\mathrm{C}_{0}$ is charged with the deflection current having opposite polarity to that of the deflection current stated in " 3 .", and when the resonant capacitor voltage exceeds Vcc, the damper diode D conducts. The deflection current decreases along to an exponential function (approximately linear) curve and reaches zero at t6. Here, operation returns to the state described under " 1 ", and the one period of the horizontal scanning completes. For this period a left half of the screen is scanned.

In this way, in the horizontal deflection scanning, a current flowing through the damper diode scans the left halfof the screen; the current developed by the horizontal output transistor scans the right half of the screen; and for the flyback period, both the damper diode and the output transistor are cut off and the oscillation current of the circuit is used. Using the oscillation current improves efficiency of the circuit. That is, about a half of deflection current (one fourth in terms of power) is sufficient for the horizontal output transistor.


Fig. 3

## (2-1) S-curve Correction (S Capacitor)

Pictures are expanded at left and right ends of the screen even if a sawtooth current with good linearity flows in the deflection coil when deflection angle of a picture tube increases. This is because projected image sizes on the screen are different at screen center area and the circumference area as shown in Fig. 4. To suppress this expansion at the screen circumference, it is necessary to set the deflection angle $\theta$ to a large value (rapidly deflecting the electron beam) at the screen center area, and to set the deflection angle $\theta$ to a small value (scanning the electron beam slowly) at the circumference area as shown in Fig. 4.

In the horizontal output circuit shown in Fig. 5, capacitor Cs connected in series with the deflection coil LH is to block DC current. By properly selecting the value of Cs and by generating a parabolic voltage developed by integrating the deflection coild current across the $S$ capacitor, and by varying the deflection yoke voltage with the voltage, the scanning speed is decreased at beginning and end of the scanning, and increased at center area of the screen. The $S$ curve correction is carried out in this way, thereby obtaining pictures with good linearity.


Fig. 4

(a) H output circuit

(b) Sawtooth wave current

(d) Synthesized current

Fig. 5

## (2-2) Left-right Asymmetrical Correction (LIN coil)

In the circuit shown in Fig. 6 (a), the deflection coil current in does not flow straight as shown by a dotted line in the figure (b) if the linearity coil does not exist, by flows as shown by the solid line because of effect of the diode for a first scanning (screen left side) and effect of resistance of the deflection coil for later half period of scanning (screen right side). That is, the deflection current becomes a sawtooth current with bad linearity, resulting in reproducing of asymmetrical pictures at left and right sides of the screen (left side expanded, right side compressed).

When a horizontal linearity coil Li with a current characteristic as shown in figure (c) is used, left side picture will be compressed and right side picture will be expanded because the inductance is high at the left side on the screen and low at the right side. The left-right asymmetrical correction is carried out in this way, and pictures with good linearity in total are obtained.

(b) Deflection coil current



Fig. 6 Linearity coil

## 1-3 Change of Capacitor

First, FET QH36 (2SK947) is used to change S-character capacitor. This is necessary because the theory of S-curve correction utilizes resonance of this capacitor and deflection yoke.

To get good correction, the capacitor value should be selected so that deflection current of S-curve can become similar figures, in such way that resonant frequency is set high when hor scanning frequency is high, and is set low when low reversely.

When resonant frequency is too high against scanning frequency, as shown in Fig. 7 (a), element of S-character superimposed on deflection current becomes too large, to cause over correction and to result in shrinkage picture on screen edge. Contrarily, when resonant frequency is too low, element of S-character becomes too small, to cause less correction and to result in stretching on edge (Fig. 7 (b)).

This model, which is multi-scanning of 15 kHz to 40 kHz , when scanning frequency is low, turns QH 36 on to increase capacitor value. This causes resonant frequency get down, to result in good linearity. This change is done around 28 kHz , and the changing signal is supplied from output of frequency discriminating circuit as mentioned above.


The second is switchover of resonating capacitor. The value of flyback pulse generated at collector of hor output transistor varies with the resonant frequency of retracing period. And this frequency depends on the inductance of deflection yoke, the primary inductance of transformer TH02 corresponding to FBT and the resonant capacitor.
The value of this flyback pulse is in proportion to voltage of power source, and is in reverse proportion to scanning frequency.

Since this model is multi-scanning, it changes power voltage corresponding to input signal frequency. To keep size constant in spite of frequency change, power voltage is raised with frequency high, and is decreased with frequency low. Therefore, the flyback pulse becomes similar value even if the frequency changes.

But the sizes are different remarkably between in TV mode, and in RGB mode. In RGB mode, the under scan method that picture screen is smaller than picture tube screen, is employed. But in TV mode, the over scan method that the screen is larger than the tube, is usually employed. As a result, in TV mode, flyback pulse becomes large. And in TV mode, since it is not necessary to make flyback pulse width narrow, pulse width is made wide to decrease peak voltage, by turning QH29 on when frequency is low.

This switchover, the same as S-character capacitor, utilizes output signal of frequency discriminating circuit, and is operated on around 28 kHz .

In high frequency mode, width of flyback pulse is made narrow (approx. $4 \mu \mathrm{~s}$ ) because blanking period itself of input signal is short. In high frequency mode, it is made wide (approx. 10\%).

Fig. 7

## 1-4 Hor Centering Circuit



Fig. 8

In RGB mode, to place raster position on center of picture tube is required for adjusting picture on center of the tube. This circuit can moves raster left and right by supplying d.c. current to deflection yoke, and the shifting value is adjusted by variable resistor RK17. The power source of this circuit is made by rectifying pulse of transformer TH02. By rectifying scanning period of pulse which is generated at pins 4 and 6 , voltage of approx. 2 V is obtained across CH61 and across CH62 respectively in VGA mode.

Rotating variable resistor RK17 with the slider moved to pin3 of RK17 allows big current to flow in QH31.
This causes the current shown by solid line in Fig. 8 to flow via primary winding of TH 02 , and moves raster right. In reverse, rotating the slider to pin1 of RK17 allows the current as dotted line to flow, and moves raster left.

This shifting value varies with frequency of input signal. This is the reason why output voltage of chopper regulator varies with frequency of input signal, and voltages obtained across CH61 and across CH62 change as well. The higher frequency is, the higher voltage is and the larger shifting value is. But in low frequency mode, voltage decreases and hor centering circuit becomes not effective.

But since the lower the frequency is the longer blanking period of input signal is, even though hor centring circuit is not effective, picture position can be placed in center of screen by adjusting hor phase.

## 1-5 Chopper Regulator

Diode Modulator is usually used to do correction of pincushion distortion and to do adjustment of size. In this model, the Chopper Regulator is employed, because variable value can be larger than that of Diode Modulator and the chopper is less loss, and effective.


Fig. 9

The chopper regulator can be controlled to obtain the best quality of picture. That is; as shown in Fig.10, size is enlarged by increasing d.c. voltage, and correction of pincushion distortion is enhanced by increasing parabola element which is added modulation with ver sync like dotted line in Fig. 10.

0 $\qquad$

Fig. 10 Output voltage of regulator
(1) Fundamental theory of Chopper Regulator

Chopper regulator is a circuit to supply intermittently d.c. voltage to smoothing circuit and to take out the average voltage as a result. In this section, the operation theory and basic formula of voltage and current are explained. The voltage is supplied to the load via choke coil for period Ton that FET is on, and when FET turns off, energy stored in choke coil is supplied via flywheel diode D. Output voltage is average value of which voltage is added to smoothing circuit, and is shown by the next formula.
$\mathrm{Vo}=\frac{\text { Ton }}{\text { Ton }+ \text { Toff }} \cdot \mathrm{V}_{\mathrm{t}}$
Therefore, by controlling the ratio of Ton and Toff, output can be stabilized. The current iL in the time when FET is on is :
$\mathrm{iL}=\mathrm{i} 1+\frac{\left(\mathrm{V}_{\mathrm{i}}-\mathrm{Vo}\right)}{\mathrm{L}} \cdot \mathrm{t}$.
And just before Tr is off, maximum value iL2 of iL becomes:
$\mathrm{i} 2=\mathrm{iL} 1+\frac{\left(\mathrm{V}_{\mathrm{i}}-\mathrm{Vo}\right)}{\mathrm{L}} \cdot \mathrm{Ton}$
After FET turns off, the current flowing to flywheel diode is expressed as below.
io $=\mathrm{i} 22-\frac{\mathrm{Vo}}{\mathrm{L}} \cdot \mathrm{t}$.
As output current Io is equal to average of iL,
$\mathrm{Io}=\frac{(\mathrm{iL} 1+\mathrm{iL} 2)}{2} \mathrm{iL1}+\frac{\left(\mathrm{V}_{\mathrm{i}}-\mathrm{Vo}\right)}{2 \mathrm{~L}} \cdot \mathrm{Ton}$

When Io becomes small, il1 becomes small. To control circuit stably, current iL of choke coil is required to flow continuously, that is; the condition iL1 $>0$ should be satisfied.

(a) Basic circuit

(b) Operation waveform

Fig. 11

Operation of drive circuit is explained here, though PWM circuit including error amp. is explained in the next section.

Drive circuit uses drive transformer TK01 and push-pull output as shown in Fig. 9.

If connect the secondary pulse of drive transformer directly to gate and source of FET changes gate voltage, due to duty ratio the driving can not be done.

This is the reason why the transformer can not transmit d.c. voltage to the secondary. That is; the secondary pulse becomes waveform of which average is zero. accordingly, the secondary pulse varies with duty ratio as in Fig. 12 c and c', and in case of c gate voltage is lacking and in case of c' gate voltage is excessive.

But in this model, this problem is solved by utilizing voltage charged in CK11.
In period that the secondary pulse is negative, through DK01, CK11 is rapidly charged to the peak value of pulse by supplying current as solid line in Fig. 9. In the next, when positive pulse comes, pulse generated across the secondary of transformer and voltage stored in CK11 (Fig. 12 d d') are superimposed, and are added to gate of FET. By this way, the gate voltage does not depend on duty ratio, and becomes constant voltage approximately corresponding to amplitude of secondary pulse (Fig. 12 e e'). As a result, stable driving can be done. Into gate, only because current charging the gate capacitance flows for a moment, voltage does not change even in small capacitance of CK11.

RK09 has roles which control current flowing into gate, delay a little switching speed of FET and suppress switching noise. DK03, CK10 and RK81 suppress the ringing of pulse.


Fig. 12
(3) Control circuit of chopper regulator


Fig. 13

PWM circuit which supplies pulse to drive circuit, employs timer IC ICK01 (TA7555P).

Error amp. is circuit from pin 1 to pin 3 of Ope. amp. ICK02. To inverted input terminal of pin 2 , voltage which is divided with resistor from output of chopper regulator, is feed back.

The reference voltage is supplied to pin 3, and this voltage is produced from 4 kinds of voltages. From pin 8 of IC302, voltage for size adjustment as a main is supplied. This voltage is provided from pin 11 of ICX00, by operation that Micom ICA01 transmits data through T-Bus line to DAC ICX00. Accordingly adjustment can be done by remote unit, and only in RGB mode user can control by key of remote unit and of TV set.

From pin 14 of ICK09, correction voltage of pincushion distortion is added. This voltage is also taken out from pin 4 of IC302, by operation that Micom ICA01 transmits data through I ${ }^{2}$ C-Bus line to IC302 (TA8859AP).

From pin 7 of ICK02, in RGB mode output voltage of F/V convert circuit is applied, and in TV mode adjusting voltage of hor osc frequency is applied. By these operation, size is automatically corrected to some extent, corresponding to frequency of input signal.

Further, from IC407 through CK23, voltage which is obtained by detecting voltage ripple of high voltage, is applied. The reason to apply this, is to correct distortion of picture caused by variation of high voltage.

In high voltage circuit, method which stabilizes high voltage is employed, but intentionally the regulation is not so effectively performed as to eliminate voltage ripple perfectly. If the perfect regulation is done, power consumption supplied to FBT increases so much when white peak current flows, and big burden is applied to chopper regulator in control operation. For designing of compact circuit, the distortion is corrected with less extent of regulation, and picture quality is kept. QK10 is a transistor which changes correction value, and is turned on in the mode that frequency is 28 kHz or less to reduce correction value.

QH 26 changes voltage dividing ratio so that the size adjusting voltage applied from pin 8 of ICK09 is not out of standard, and is turned on in 28 kHz or less of frequency.

The trigger pulse which is applied to timer IC ICK01 (TA7555P), is produced from output pulse of ICH08 (LA7860) of hor osc circuit. By synchronizing chopper regulator to hor deflection circuit, prevention of interference like hor jitter is aimed.


Fig. 14

Next, operation of PWM circuit using timer IC, is explained. First, IC block diagram is shown in Fig. 14.

To pin 2 of timer IC, trigger pulse is applied, and to pin 4 reset pulse is applied. And to pin 5, control voltage from pin 1 of error amp ICK02 is applied. In this way, adjustment of size and correction of distortion are done.


Fig. 15

Operational waveforms of circuits in IC are shown in Fig.16. Trigger is set at rear edge of trigger pulse of pin 2, and capacitor CK07 of pin 7 begins to be charged, then the voltage gradually increases.

When voltages of pins 6 and 7 rise to be equal to control voltage of pin 5 , internal comparater turns in reverse.
By this operation, charge in capacitor CK07 is rapidly discharged through transistor inside IC.

Output pulse at pin 3 becomes HIGH level during period of CK07 charging. FET QH25 of output stage of chopper turns on in period that this pulse is HIGH. Therefore, to raise output voltage of chopper, it is necessary that the period of high level of pulse at pin 3 is made wide. And it will be understood that this is accomplished by increasing control voltage at pin 5.

Since pulse at pin 3 is always fallen down to LOW level at front edge of reset pulse of pin 4, it is surely kept in LOW level after that, upto rear edge of trigger pulse. It is impossible that period of high level becomes $100 \%$.


Fig. 16 Operation waveform

## 1-6 Hor Drive Circuit

Because difference of hor scanning frequency varies remarkably the base current flowing in hor output transistor, it is necessary to change operational condition of drive circuit.

First, it is required to change duty ratio of drive pulse. Comparing waveforms (a) and (b) in Fig. 17, it is understood that the rate of storage time tstg of hor output transistor in one cycle becomes very large when frequency is high, even if tstg is the same. Accordingly, to avoid damage of transistor due to supply of base current to hor output transistor in period that flyback pulse is generated, it is necessary to make narrow the period that base current is supplied (that is; period that drive transistor QH33 is turned off.), when frequency is high.

Reversely, when frequency is low, it is necessary to shorten the period that base current flows, to prevent failure in operation of high voltage circuit. This term is explained later.

From these reasons, duty ratio is switched over so that in low frequency off-period of drive transistor QH33 becomes wide, and in high frequency off-period becomes narrow.

This switching-over, as explained in the section HOR OSC CIRCUIT, is done at frequency of arround 28 kHz , and QH15 is used for the element. Not only duty ratio is switched over, but also amount of current is changed. This is caused by that the base current gradually decreases from the initial value in the rate of slope which is decided by inductance of secondary winding of drive trans. Since period of flowing current is long when frequency is low, the decreasing rate of current is large, and IBlend becomes remarkably small comparing with the case that frequency is high. Then when frequency is low, voltage applied to primary of drive transformer is switched over to raise it.

The voltage which is supplied to primary of trans, is adjusted by resistor which is connected to +15 V source, and resistor RH26 is shorted by turning on of QH34 when frequency is low. By this operation, the voltage of approx. 15 V in low frequency, or approx. 6 V in high frequency is switched over to be applied to pin1 of transformer.

The operation of drive circuit itself is the same as that of ordinary TV set excepting that FET is used for drive transistor QH33. The explanation is omitted here.


Fig. 17 Base current of hor output transistor


Fig. 18

## 2. HIGH VOLTAGE CIRCUIT

## 2-1 Outline

This circuit also employs chopper regulator to keep high voltage constant in spite of frequency change.
But FBT itself is basically the same as that of TV set, and employs the Harmonic Non-Resonate System.

Operational theory and configulation are the same as those of regulator which is described in Deflection Circuit above. Therefore, the explanation is omitted here.
Error amp consists of pins 1 to 3 of ope. amp IC407. Pins 5 to 7 are the buffer amp to detect high voltage fromFBT. High voltage can be adjusted by rotating variable resistor R451. C406 is used to adjust amount of ripple element of high voltage to detect.


Fig. 19

L402 of hor output circuit is a choke coil which corresponds to deflection yoke in ordinary TV. Relay S401 switches over capacitance of resonant apacitor. When scanning frequency is low, relay closes to short C402. To keep high voltage constant, input voltage of FBT is made reduced with descending of frequency, but the voltage change becomes discontinuous at around 28 kHz because of switching over resonant capacitor. (Fig. 20)


Fig. 20

The purpose of switching-over is, as mentioned in section of Deflection Circuit, to obtain voltage necessary to get overscan by raising output voltage of chopper regulator for HV REGU which supplys power source also to Deflection Circuit, because amplitude in TV mode is large by overscan.

QH43 which switches over d.c. bias at pin 3 of error amp IC407, prevents high voltage from rising abnormally, when the scanning frequency changes from low condition to high due to change of input signal. If this QH 43 is omitted, high voltage would jump up instantly when relay S 401 opens from the closed state. This is the reason why control operation of chopper regulator cannot instantly follow when the relay opens to reduce capacitance of resonant capacitor, and even to increase peak value of flyback pulse. Therefore, the circuit is designed so that the reference voltage of error amp is for a moment reduced just before the relay opens and high voltage is kept down.

Focus pack of FBT, unlike in TV, produces focus voltage Fv and screen voltage Fs by dividing high voltage. Accordingly, in this model, high voltage does not remain for a long time after power switch is turned off.
+200 V source which is used in Video Out circuit, is produced from pin 3 , and +38 V source which is supplied to X-Ray Protection circuit, is produced form pins 5 and 6 . These all are rectified in retrace period.

As mentioned above, because of detecting high voltage through focus pack, flowing of leakage current to the focus electrode due to failure of picture tube causes high voltage to change.

## 2-2 Hor Drive Circuit

As mentioned in section of Deflection circuit, the switchingover between duty ratio of drive pulse and base current is necessary. In High Voltage circuit, more severe condition is added.

In Fig. 21, solid line shows current waveform of output transistor of High Voltage circuit, and dotted line shows current waveform of output transistor of Deflection circuit. Comparing these, the damper period TD' is short, because transistor of High Voltage circuit has small a.c. element but it has large d.c. element.
By this reason, in high voltage side, discontinuous phenomenon tends to happen: (The phenomenon that continuity of current is lost because base current is not supplied to hor output transistor even though damper period finishes.) This phenomenon tends to happen because d.c. element becomes large by decreasing of power voltage under lower frequency and results in short period of damper. Therefore, it is necessary that in high voltage side, period of base current flowing is made long. Damper period TD becomes long, because d.c. element exists little in Deflection side.

Because drive pulse is commonly used in High voltage side and in Deflection side, this duty ratio is controlled to be fit in High voltage side. Specially, it is necessary that duty ratio is largely changed, so that the period of base current flowing is made long in low frequency mode.

To change amount of base current, switching-over operation of voltage which is applied to primary of drive trans, is done as in Deflection circuit. But the base current is set to smaller value than in Deflection circuit, as much as collector current of output transistor is small.


Fig. 21 Collector current of hor output transistor

## SECTION X PROTECTION CIRCUIT

This model is equipped with Over Current Protection circuit and X-ray Protection circuit which are both the same as those of ordinary TV, and besides another system of X-ray Protection circuit is equipped.

The reason of having two systems of X-ray Protecion circuit, is to comply with the DHHS regulation.
DHHS require that X-ray will not be emitted under the worst condition with all controls adjusted, in situation that one component is failed. Since this model has the circuit which controls high voltage, if X-ray Protection circuit is intentionally failed and High Voltage Adj. is rotated to maximum, the high voltage exceeds the limit curve of CPT and so it can not satisfy the DHHS regulation. To solve the problem, the most economical means is to provide another X-ray Protection circuit to stop operation, and then protection circuits are provided with two systems.

First, Over Current Protection circuit and X-ray Protection circuit-1 the same as TV are explained, and next X-ray Protection circuit-2 peculiar to this model is described.

## 1. OVER CURRENT PROTECTION CIRCUIT

IF current of the main power supply for the TV set increases abnormally due to failure of parts, etc. secondary breakdown due to damage of associated parts, etc. or hazard such as excessive heat, etc. may occur.

This model has a protection circuit whitch cuts off the relay under abnormal conditions by detecting a current of the 180V line.

Fig. 1 shows the overcurrent protection circuit. If a load of the 180 V line is short-circuited and the current increases excessively, a voltage drop will occur across R876.

When base-emitter voltage exceeds Vbe with the voltage drop increased, Q870 turns on and a voltage obtained by dividing it with R870 and R871 is applied to point (A).

When the voltage at (A) increases by more than the zener voltage of D870 zener diode, the diode conducts and a gate voltage is applied to a thyrister D862. The thyrister turns on, a base bias is applied to Q863 and Q863 turns on. Then, the base bias of Q862, which drives the relay, is dropped to zero and the relay is cut off. Since the 5 V power line connected to the anode of the thyrister D862 through R874 is the standby power line, D862 continues to work until the main power is turned off. A series of operations shown above is carried out for an instant time period, and threshold current is set to 2.0 $\sim 2.4$ times the normal current, so the circuit will not operate under normal conditions.


Fig. 1 Overcurrent protection circuit

## 2. X-RAY PROTECTION CIRCUIT-1

In the CPT using a high voltage, if an excessive high voltage occurs due to abnormal operation of a circuit, X-ray may be caused. So, a X-ray protection circuit is provided.

Fig. 2 shows the X-ray protection circuit. In operation, if chopper regulator QH 24 is shorted due to some reasons, the resonant pulse being developed at pin (1) of FBT will increase and a high voltage will be higher. At the same time, the pulse at pin (5) of the FBT also increases. As a result, a X-ray protection circuit detection voltage (ED) rectified with D471 and C471 increases.

With the ED increased and emitter voltage of Q471 (which is divided by R 463 , R465) exceeds D 472 zener voltage ( 6.2 V ) $+\mathrm{Q} 471 \mathrm{VBE}(0.7 \mathrm{~V})$, Q471 turns on and a base current flows into Q472.

Then, Q472 turns on and a gate voltage is applied to a thyrister D862. The thyrister D862 turns on and drops base voltage of Q863 which is driving a relay to zero, so, the relay is cut off. Since the thylister D862 is connected to the standby 5 V line, D862 continues to on until the main power source is off. A series of operations shown above is conducted for an instant time period. The Q471 is set to be not turned on under normal condition.


Fig. 2 X-ray protection circuit-1

## 3. X-RAY PROTECTION CIRCUIT-2

This is protection circuit peculiar to this model, and which separates a detecting circuit and is equipped with the circuit to be lead in operation stop, perfectly to be independent of the circuit of section 9-2.

The detecting voltage is produced by peak-rectifying of pulse at pin 6 on FBT. When the voltage X-2 divided from the detecting voltage exceeds the value $\{$ zener voltage (36V) of DH15 + gate voltage $(0.6 \mathrm{~V})$ of SCR DH14 \}, these turn on to let operation of hor deflection circuit stop. Turning on of QH45 make short to ground the trigger pulse which is supplied from QK14 to chopper regulators of deflection circuit and high voltage circuit, and for the reason, the both circuits stop operation to prevent X-ray radiation. Once this circuit operates, the situation is held until power switch is turned off.


Fig. 3

## SECTION XI OSD STABILIZATION CIRCUIT

This model uses V/C/D IC like ordinary TV, and separately has hor/ver osc IC for multi-scanning. Since the hor osc circuit included in V/C/D IC is not used at all by hor deflection circuit, it is operating out of synchronization with hor deflection circuit. The hor osc circuit is not used, but hor/ ver sync separation circuit is used.

Vp pulse from pin1 of IC501 (TA8801AN) and hor sync signal form pin10 are taken out to supply to ICH08 (LA7860) as ver and hor sync signals.

There is no problem in hor sync signal, but Vp which is used as ver sync signal has problem cause by the fact that hor osc circuit inside V/C/D IC is not in synchronization. If Vp is used in ver sync signal as it is, screen picture trembles up and down. This is the failure cause by variation of the timing that Vp pulse appears. For the countermeasure, switching-over circuit in Fig. 1 is employed.


Fig. 1

To Q484 in Fig.1, such signal that Q484 turns on when TV or Video signal exists, and turns off in no signal, is sent from pin 14 of DAC ICX001. This is the result of detection of no signal by micom ICA01. Micom counts pulse output from pin 10 of sync out of V/C/D IC to detect existence or non of sync signal, and send data to DAC IC ICX001 via T-Bus line. When signal exists, Q484 turns on, and ICH27 closes the switch between pins 15 and 2 . Hor/ver sync signal which is supplied from pin 10 of V/C/D IC, is fed to the base of QH11 via buffer amp QK06. However, because of integral by RH85 and CH72, hor sync signal is eliminated, and ver sync signal only appears in the form of positive pulse at collector of QH11.

On the other hand, Vp pulse is also fed to base of QH11 through QH46, to compose OR circuit. But since the timing is later than the ver sync signal taken from integral of SYNC OUT pulse, influence of Vp pulse does not appear and the said failure of trembling does not happen. When ver sync signal is lost from SYNC OUT pulse due to radio wave interference like ghost, the way to choose is to rely on Vp pulse. Since operation frequency of ver deflection circuit varies considerably by the noise of SYNC OUT when vacant channel is selected, d.c. voltage only is connected to pin 1 of ICH27 in order that Vp pulse only can be applied to base of QH11. In no signal, Q484 turns off, and switch between pins 15 and 1 of ICH27 closes. Therefore, in no signal, Vp pulse is used as ver sync signal.

Though Vp pulse is used as sync signal in no signal, timing of Vp pulse varies also because hor osc circuit and hor deflection circuit are not synchronized. In no signal, picture does not appear but On-Screen-Display trembles up and down in OSD function. For the countermeasure, only in no signal, added OSC IC ICH08 (LA7860) is synchronized to the frequency of hor oscillator in V/C/D IC IC501, and by this way, the oscillator in V/C/D IC and hor deflection circuit are synchronized each other. Through the above, the timing of Vp pulse does not vary, and OSD is displayed without trembling even in no signal. To realize this, $\mathrm{QH} 44, \mathrm{QH} 38$ and Mono-stable Mutivibrator IC ICH40 (TC4528BP) are used. Hor output pulse which is output from pin7 of V/C/D IC, is used as a trigger, and is delayed by $2 \mu \mathrm{~s}$. (Fig. 2 (C)). Then it is made differential in CK28 and shaped in QH38, and is made into false sync signal(Fig. 2 (e) with width of 2 ?s.

In no signal, voltage of pin 14 of DAC ICX001 becomes 0 V , and the switch of pin 14 of ICH27 is connected to pin 13. And the said false sync signal is supplied to ICH08 (LA7860), and is synchronized to hor oscillator of V/C/D IC.

By the above countermeasure only, there are troubles still. When a signal is input in no signal condition micom detects as existing of signal, and changes pin 14 of DAC ICX001 from 0 V to 5 V . But due to some time delay, the period that the circuit operates by false sync signal of (Fig. 2 (e)) is produced. In this condition, two AFC circuits begins to operate (Fig. 3 (a) in one closed loop. In result, two AFC give interference to each other to make bending and trembling of picture. To prevent this, false FBP (Fig. 2 (9)) with width of 10 micro sec is produced from pin9 of ICH40. And in no signal, switching at pins 3 to 5 of ICH27 is done so that this pulse is supplied to pin 9 of V/C/D IC.


Fig. 2

By this, AFC feedback is produced without passing through ICH08 (LA7860), and there is only one AFC circuit (Fig. 3 (b)) in one closed loop. Therefore the said bending and trembling will not happen. In this way, complex switching circuit is added, to manage V/C/D IC for TV well.

(a)


Fig. 3 Loop of AFC circuit

## SECTION XII PICTURE TUBE

## 1. DY ADJUSTMENT POINT

(1) TV set facing eastward

- US magnetic field

Horizontal: $20(\mu \mathrm{~T})$
Horizontal: $50(\mu \mathrm{~T})$
(2) Landing initial value

- ABL current: about 1 mA
- Value: After heat running of 40 min .
(3) DY neck swing: none
(4) Landing at corner sections does not become as illustrated, correct by cutting magnet Z2007A PC23102959 by 15 mm .


Fig. 12-1


Fig. 12-2 20V FS D/T

## SECTION XIII POWER SUPPLY CIRCUIT

## 1. OUTLINE

Fig. 13-1 shows a block diagram of the power supply circuit for the MM20E45 chassis.

The standby power supply uses a transformer and supplies the power to microcomputers and relays. The main power supply circuit is of a flyback type switching power supply and features MOS FETs as switching elements and partial resonant operation.


Fig. 13-1 Block diagram of power supply circuit

## 2. OPERATIONS OF VOLTAGE CONTROL ICQ01 (STR-M6511)

## 2-1 Block Diagram of STR-M6511 and Function of Each Terminal



Fig. 12-3 Block diagram of STR-M6511

| Terminal No. | Symbol | Name | Function |
| :---: | :---: | :--- | :--- |
| 1 | D | Drain terminal | MOS FET drain |
| 2 | S | Source terminal | MOS FET source |
| 3 | GND | GND terminal | GND |
| 4 | IOS | Overcurrent terminal | Overcurrent detection signal input |
| 5 | VIN | Power supply terminal | Control circuit power supply input |
| 6 | Amp | Feedback terminal | Voltage regulator control signal input |
| 7 | SS | Soft start terminal | Soft start voltage output |

Table 13-1 Terminal function of STR-M6511

## 2-2 Operations on Each Terminal of STR-M6511 and Associated Circuits

## 2-2-1 Vin Terminal (pin 5) and Start Circuit

The start circuit detects a voltage at Vin terminal (pin 5) and controls start and stop of the control IC.
The power of control IC (Vin terminal input) uses a circuit shown in Fig. 13-4.

## Power start:

When the Vin terminal voltage reaches 16 V (TYP) by charging CQ15 through starting resistors RQ02 and RQ03, the control circuit begins operating.

The circuit current is suppressed to $100 \mu \mathrm{~A}$ max. $(\mathrm{V} \mathrm{IN}=14 \mathrm{~V}$, $\mathrm{TC}=25^{\circ} \mathrm{C}$ ) until the control circuit begins operating, so RQ02 and RQ03 can take higher resistance values.

## After operation of the control circuit:

A voltage induced across subwinding ND of the transformer TQ01 is detected and smoothed with DQ05 and CQ15. Thus obtained voltage is fed to the Vin terminal (pin 5).

Since the voltage does not reach the specified voltage level after operation of the control circuit, the Vin terminal voltage begins to drop. But as the operation stop voltage is set to a low voltage of 10 V (TYP), the subwinding voltage reaches the setting value before the Vin terminal voltage reaches the setting value, thus, the control circuit continues the operation.

Fig. 13-6 shows a Vin terminal voltage waveform at starting period.


Fig. 13-4 Vin terminal voltage and circuit current Iiv


Fig. 13-5 Vin terminal voltage waveform at starting period


Fig. 13-6

## 2-2-2 Amp Terminal (pin 6), Oscillator, Regulated Voltage Control Circuit

The oscillator utilizes charging and discharging characteristics of $\mathrm{C}_{1}$ and $\mathrm{C}_{2}$ contained in a HIC (abbreviation of Hybrid IC) and generates a pulse signal to turn on and off the MOS FETs.

The voltage regulation control under the switching power supply operation is conducted by varying on time period of the MOS FET with the off period fixed except under light load condition. The on time period control is carried out by directly varying output pulse width of the oscillator.

Fig. 13-8 shows operations of the oscillator under HIC single operation (without voltage regulation control), and $\mathrm{C}_{2}$ is charged at a specified voltage (about 5 V ) when the MOS FET is on due to operation of the oscillator. On the other hand, charging for $\mathrm{C}_{1}$ starts at almost zero through $\mathrm{R}_{2}$ and the voltage across $\mathrm{C}_{1}$ increases with a slope determined by multiplication of $\mathrm{C}_{1}$ and $\mathrm{R}_{2}$.

When the voltage across $\mathrm{C}_{1}$ reaches about 0.75 V ( $\mathrm{TC}=$ $25^{\circ} \mathrm{C}$ ), the oscillator output is inverted and the MOS FET is turned off.

At the same time $\mathrm{C}_{1}$ is rapidly discharged by a circuit inside the oscillator and the voltage across $\mathrm{C}_{1}$ becomes almost zero.

With the MOS FET turned off, $\mathrm{C}_{2}$ starts discharging through $\mathrm{R}_{3}$ and the voltage across $\mathrm{C}_{2}$ drops with a slope determined by multiplication of $\mathrm{C}_{2}$ and $\mathrm{R}_{3}$.

When the voltage across $\mathrm{C}_{2}$ drops to about 3 V , the oscillator output is inverted again and the MOS FET is turned on. At the same time, $\mathrm{C}_{2}$ is rapidly charged up to about 5 V again.


Fig. 13-7

Operations described in the previous page are repeatedly conducted and the on/off operations of the MOS FET is also repeated. In this way, $\mathrm{C}_{3}$ is charged with a voltage shown in Fig. 13-9 for the off period from the ND coil through RQ10, RQ09, RQ08 and DQ04. For the next on period, the voltage across $\mathrm{C}_{3}$ is higher than the Ios terminal threshold voltage of 0.75 V , the MOS FET is not turned on, but turned on after the voltage becomes lower than 0.75 V after the period of T , thereby realizing a delay operation.

CQ09 is a resonant capacitor and CQ12 is a capacitor to delay turn on time of the MOS FET. The operation described above is called a partial resonant circuit.

The on time is controlled by flowing a current corresponding to an output signal of QQ08 error amplifier provided with secondary output circuit through a photo coupler QQ03 and by varying the charging current.

The higher the AC voltage of the power supply and the lower the load current, the higher the flowing current and the smaller the on time period.


Fig. 13-8

## 2-2-3 Partial Resonant Circuit

A charging current flows from ND winding to $\mathrm{C}_{3}$ connected to Ios terminal (pin 4) through RQ10, RQ09, RQ08, DQ04, LQ04 for the off period as shown in Fig. 13-11.


Fig. 13-9

However, the voltage is higher than the Ios threshold voltage of 0.75 V , the over current protection circuit is not released immediately, but after the period it lowers than the 0.75 V , and the oscillator output is inverted and the MOS FET Tr 1 is also turned on.

For this period, a resonance occurs with a transformer Lp and CQ09 ( $2 \mathrm{p} \sqrt{L C}$ ), and CQ12 controls delay time of the on time for the transistor, thereby setting a parameter for the bottom point of the resonant voltage and reducing on-loss considerably in addition to reduction of switching noises.

C3 voltage across


Fig. 13-10

DQ03 works as a clamp diode to suppress a negative charge voltage of the integration circuit consisting of RQ10, RQ09, and CQ12, CQ13 and CQ11 are noise suppression capacitors.


Fig. 13-11 Conventional circuit


Fig. 13-12 Loss

## 2-2-4 Drive Circuit

The drive circuit accepts the pulse signal from the oscillator and charges and discharges the gate-source capacitor of the power MOS FET.


Fig. 13-13 Drive circuit

## 2-2-5 Ios Terminal (pin 4), O.C.P. (Over Current Protection) Circuit

Drain current detection for the MOS FET is carried out by connecting RQ05, RQ06 between the MOS FET source terminal (pin 2) and GND (pin 3) and by feeding the voltage drop to the Ios terminal. The threshold voltage of the Ios terminal is set to about 0.75 V from the ground at $\mathrm{Tc}=25^{\circ} \mathrm{C}$.

RQ07 and C3 work as a filter to prevent erroneous operation due to a surge current caused when the MOS FET is turned on.


Fig. 13-14 Overcurrent detection circuit

## 2-2-6 Latch Circuit

The latch circuit is provided to protect QQ01. That is, when the voltage at Vin terminal increases excessively and QQ01 temperature rises excessively due to some reasons, the latch circuit keeps the oscillator output at a low level and stops operation of the power circuit.

If the latch circuit is in operation, voltage regulator (Reg.) circuits inside the control circuit is working and the circuit current is in high condition. As a result, the Vin terminal voltage is rapidly dropped. When the Vin terminal voltage lowers by less than the operation stop voltage (10V TYP.), the circuit current becomes less than $400 \mu \mathrm{~A}$, so the Vin terminal voltage starts increasing.

And when the Vin terminal voltage reaches the operation start voltage (16V TYP.), the circuit current increases again and the Vin terminal voltage drops.

In this way, when the latch circuit is operating, the Vin terminal voltage increases and decreases between 10V TYP. and 16 V TYP., thereby preventing the Vin terminal voltage from excessive increase or protecting QQ01. Fig. 13-16 shows Vin terminal waveforms when the latch circuit is working.

Releasing of the latch circuit is conducted by lowering the Vin terminal voltage to a value less than 6.5 V . Generally, the AC power is turned off once and then restart.


Fig. 13-15 Vin terminal waveform when working the latch circuit

## 2-2-7 Overheat Protection Circuit

When frame temperature of HIC (Hybrid IC) exceeds $150^{\circ} \mathrm{C}$ (TYP) the protection circuit starts the latch circuit.

Actual temperature detection is carried out with a control circuit element. The circuit element is structured in the same frame as that of the MOS FET, so it also works for overheat of the MOS FET.

## 2-2-8 Overheat Protection Circuit

This circuit operates the latch circuit when the Vin terminal voltage exceeds 28.5 V TYP.

Basically, this circuit works as a Vin terminal overvoltage protection circuit in the control circuit. In normal condition, voltage of the Vin terminal is supplied from ND coil of the transformer and the voltage is proportional to the output voltage, so, the circuit also operates for secondary side output overvoltage due to the control circuit opened, etc. In this case, secondary side output power voltage under the overvoltage protection circuit in operation is expressed as follows.

$$
\begin{aligned}
\text { Vout }= & \frac{\text { Vout, Output voltage at normal operation }}{\text { Vis terminal voltage at normal operation }} \\
& \times 28.5 \mathrm{~V}(\text { TYP. })
\end{aligned}
$$

In practice, the overvoltage protection circuit provided with the secondary side operates first.

## 3. SECONDARY CIRCUIT

## 3-1 Voltage Stabilization

The voltage stabilization is carried out by using an error amplifier QQ08. QQ08 is a 182 V error amplifier, but it is operating as a 182 V error amplifier by adding a 20 V zener diode DQ13 and 22V DQ14. A voltage detected by QQ08 is converted into a DC voltage and applied to pin 6 of QQ01 through a photo coupler QQ03 to vary the oscillator frequency and on time, thereby stabilizing the secondary side rectified output voltage.

## 3-2 Rectification Circuit

The 182 V line voltage is rectified and smoothed by DQ08 and CQ20.

CQ16, RQ15, CQ17, LQ06, CQ18, RQ16, CQ19, and LQ07 are used to prevent noises.
The 20V line voltage is rectified and smoothed by DQ09 and CQ24. CQ22, LQ09, CQ23 and LQ10 are used to eliminate noises. FQ02 is a protection fuse.

The 30V line voltage is rectified and smoothed by DQ10 and CQ27. CQ45, LQ13, CQ26 and LQ11 are provided to eliminate noises. FQ03 is a protection fuse.

The 15 V line voltage is rectified and smoothed by DQ11 and CQ29. CQ46, CQ28, and LQ12 are provided to eliminate noises. FQ04 is a protection fuse. The 15 V line contains 3 terminal regulators of $\mathrm{QH} 16, \mathrm{QF} 02$ ~ QF 04 , and regulates power lines of $12 \mathrm{~V}, 9 \mathrm{~V}$, and 5 V .

The 7V line voltage is rectified and smoothed by DQ15 and CQ41. CQ47, CQ40 and LQ17 are provided to eliminate noises. FQ05 is a protection fuse.

## 3-3 Overvoltage Protection Circuit

The 182 V line voltage will increase to about over 215 V when the error amplifier failure occurs, etc. It is hazardous to supply the power to loads under such a condition. To prevent the hazard, an overvoltage protection circuit is provided to open the AC relay SR81 and to stop oscillation of the power.

The 182V line voltage is always monitored with R878, R879 and R880. When the divided voltage exceeds a specified voltage level, a zener diode D878 turns on, and this triggers D862, and D862 and Q863 are turned on. Then, the relay on/ off transistor turns off and opens the AC relay, thus the power supply circuit stops the oscillation.

## 3-4 Overcurrent Protection Circuit

The overcurrent protection circuit is also provided to open the AC relay SR81 and to stop oscillation of the power.

The 182 V line load is always monitored with R876. When the voltage of R876 exceeds the bias of Q870 Vbe (about $1.0 \mathrm{~V})$, Q870 and D870 turn on and these trigger D862.

Then the power supply circuit stops the oscillation all the same as the above 3-3. overvoltage protection circuit.


Fig. 13-16

## SECTION XIV FAILURE DIAGNOSIS PROCEDURES

## 1. No On-screen Display (RGB Mode)



## 2. Deflection Circuit Failure Diagnosis Procedures

No vertical scanning



## 4. No Horizontal Scan



## 5. Protection Circuit Diagnosis Procedure



- When the overvoltage protection circuit is working, never turn on the power with the protection circuit disable.

High voltage will be stepped up and secondary breakdown may occur.
6. X-RAY Protection Circuit-1

Failure Diagnosis Procedures


## X-RAY Protection Circuit-2

Failure Diagnosis Procedures


## 7. Power Supply Circuit Failure Diagnosis Procedures




## TOSHIBA CORPORATION

1-1, SHIBAURA 1-CHOME, MINATO-KU, TOKYO 105-01, JAPAN

